

REGULATIONS AND SYLLABUS

of

Master of Technology

in

VLSI Design

(w.e.f. 2019-20 admitted batch)

A University Committed to Excellence

M.Tech. in VLSI Design REGULATIONS (w.e.f. 2019-20 admitted batch)

1. ADMISSION

Admission into M.Tech. in VLSI Design program of GITAM (Deemed to be University) is governed by GITAM admission regulations.

2. ELIGIBILITY CRITERIA

- 2.1 A pass in B.E./B.Tech./AMIE in ECE / EEE / EIE / Instrumentation / CSE / IT or its equivalent.
- 2.2 Admissions into M.Tech. will be based on the following:
 - (i) Score obtained in GAT (PG), if conducted.
 - (ii) Performance in Qualifying Examination / Interview.
 - (iii) Candidates with valid GATE score shall be exempted from appearing for GAT (PG).
- 2.3 The actual weightage to be given to the above items will be decided by the authorities at the time of admissions.

3. CHOICE BASED CREDIT SYSTEM

- 3.1 Choice Based Credit System (CBCS) was introduced with effect from 2015-16 admitted batch and revised with effect from academic year 2019-20 in order to promote:
 - Student centered Learning
 - Activity based learning
 - Students to learn courses of their choice
 - Cafeteria approach
- 3.2 Learning objectives and outcomes are outlined for each course to enable a student to know what he/she will be able to do at the end of the program.

4. STRUCTURE OF THE PROGRAM

- 4.1 The Program Consists of
 - i) Core Courses (compulsory) which give exposure to a student in core subjects related area.
 - ii) Program Electives.
 - iii) Open Electives
 - iv) Mandatory and Audit Courses
- 4.2 Each course is assigned a certain number of credits depending upon the number of contact hours (lectures/tutorials/practical) per week.
- 4.3 In general, credits are assigned to the courses based on the following contact hours per week per semester.
 - One credit for each Lecture / Tutorial hour per week.
 - One credit for two hours of Practicals per week.
- 4.4 The curriculum of the four semesters M.Tech. program is designed to have a total of 68 credits for the award of M.Tech. degree

5. MEDIUM OF INSTRUCTION

The medium of instruction (including examinations and project reports) shall be English.

6. **REGISTRATION**

Every student has to register for the courses in each semester at the time specified in the academic calendar.

7. ATTENDANCE REQUIREMENTS

- 7.1 A student whose attendance is less than 75% in all the courses put together in any semester will not be permitted to attend the semester-end examination and he/she will not be allowed to register for subsequent semester of study. He/she has to repeat the semester along with his / her juniors.
- 7.2 However, the Vice-Chancellor on the recommendation of the Principal/Director of the Institute/School may condone the shortage of attendance to the students whose attendance is between 65% and 74% on genuine grounds and on payment of prescribed fee.

8. EVALUATION

- 8.1 The assessment of the student's performance in a theory course shall be based on two components: Continuous Evaluation (40 marks) and semester-end examination (60 marks).
- 8.2 A student has to secure a minimum of 40% in any theory course in the two components (ref.8.1) put together to be declared to have passed the course, subject to the condition that the student must have secured a minimum of 24 marks out of 60 marks (i.e. 40%) in the theory component at the semester-end examination.
- 8.3 Practical/ Project Work/ Viva voce/ Seminar etc. course are completely assessed under Continuous Evaluation for a maximum of 100 marks, and a student has to obtain a minimum of 40% to secure Pass Grade. Details of Assessment Procedure are furnished below in Table 1.
- 8.4 Audit courses are assessed through continuous evaluation for satisfactory or not satisfactory only. No credits will be assigned.

S.No.	Component of Assessment	Marks Allotted	Type of Assessment	Scheme of Evaluation
1	Theory Courses	40 60	Continuous Evaluation Semester-end Examination	 i) Thirty (30) marks for mid Semester examinations. Three mid examinations shall be conducted for 15 marks each; performance in best two shall be taken into consideration. ii) Ten (10) marks for Quizzes, Assignments and Presentations. Sixty (60) marks for Semester-end examinations
	Total	100		

Table 1: Assessment Procedure

2	Practical Courses	100	Continuous Evaluation	 i) Fifty (50) marks for regularity and performance, records and oral presentations in the laboratory. Weightage for each component shall be announced at the beginning of the semester. ii) Ten (10) marks for case studies. iii) Forty (40) marks for two tests of 20 marks each (one at the mid-term and the other towards the end of the semester) conducted by the concerned lab teacher.
3	Technical Seminar (II Semester)	100	Continuous Evaluation	Through five periodic seminars of 20 marks each
4	Project Work (III Semester)	100	Continuous Evaluation	 i) Forty (40) marks for periodic assessment on originality, innovation, sincerity and progress of the work, assessed by the project supervisor. ii) Thirty (30) marks for mid-term evaluation for defending the project, before a panel of examiners. iii) Thirty (30) marks for final report presentation and viva-voce, by a panel of examiners*.
5	Project Work	50	Continuous Evaluation	 i) Twenty (20) marks for periodic assessment on originality innovation, sincerity and progress of the work, assessed by the project supervisor. ii) Fifteen (15) marks for mid-term evaluation for defending the project, before a panel of examiners*. iii) Fifteen (15) marks for interim report presentation and viva-voce.
	(IV Semester)	50	Semester-end Examination	Fifty (50) marks for final project report and viva-voce examination assessed by external examiners.
	Total	100		

6	Audit Courses	100	Continuous Evaluation	Audit courses are assessed for PASS or FAIL only. No credits will be assigned to these courses. If a student secures a minimum of 40 out of 100 marks during continuous evaluation, he / she will be declared PASS, else FAIL. PASS grade is necessary to be eligible to get the degree
---	---------------	-----	--------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

*Panel of Examiners shall be appointed by the concerned Head of the Department

9. PROVISION FOR ANSWER BOOK VERIFICATION AND CHALLENGE EVALUATION

- 9.1 If a student is not satisfied with his/her grade, the student can apply for answer book verification on payment of prescribed fee for each course within one week after announcement of results.
- 9.2 After verification, if a student is not satisfied with revaluation marks/grade, he/she can apply for challenge valuation within one week after announcement of answer book verification result or two weeks after the announcement of results, which will be valued by two examiners i.e., one Internal and one External examiner in the presence of the student on payment of prescribed fee. The challenge valuation fee will be returned, if the student is successful in the appeal by securing a better grade.

10. SUPPLEMENTARY AND SPECIAL EXAMINATIONS

- 10.1 The odd semester supplementary examinations will be conducted after conducting regular even semester examinations during April/May.
- 10.2 The even semester supplementary examinations will be conducted after conducting regular odd semester examinations during October/November.
- 10.3 A student who has secured 'F' Grade in Project work shall have to improve his/her work and reappear for viva-voce after satisfactory completion of work approved by panel of examiners.
- 10.4 A student who has completed period of study and has "F" grade in final semester courses is eligible to appear for special examination.

11. MASSIVE OPEN ONLINE COURSES (MOOCs)

Greater flexibility to choose variety of courses is provided through Massive Open Online Courses (**MOOCs**) during the period of study. Students without any backlog courses up to first semester are permitted to register for MOOCs in second semester up to a maximum of 6 credits from program elective / open elective/audit courses. However the Departmental Committee (DC) of the respective campuses has to approve the courses under MOOCs. The grade equivalency will be decided by the respective Board of Studies (BoS).

12. GRADING SYSTEM

12.1 Based on the student performance during a given semester, a final letter grade will be awarded at the end of the semester in each course. The letter grades and the corresponding grade points are as given in Table 2.

Sl.No.	Grade	Grade Points	Absolute Marks
1	O (outstanding)	10	90 and above
2	A+ (Excellent)	9	80 to 89
3	A (Very Good)	8	70 to 79
4	B+ (Good)	7	60 to 69
5	B (Above Average)	6	50 to 59
6	C (Average)	5	45 to 49
7	P (Pass)	4	40 to 44
8	F (Fail)	0	Less than 40
9	Ab (Absent)	0	-

Table 2: Grades and Grade Points

12.2 A student who earns a minimum of 4 grade points (P grade) in a course is declared to have successfully completed the course, and is deemed to have earned the credits assigned to that course, subject to securing a GPA of 5.0 for a Pass in the semester.

13. GRADE POINT AVERAGE

13.1 A Grade Point Average (GPA) for the semester will be calculated according to the formula:

$$GPA = \frac{\Sigma [C \times G]}{\Sigma C}$$

where, C = number of credits for the course,

G = grade points obtained by the student in the course.

- 13.2 The Cumulative Grade Point Average (CGPA), is calculated using the above formula considering the grades obtained in all the courses, in all the semesters up to that particular semester.
- 13.3 CGPA required for classification of class after the successful completion of the program is shown in Table 3.

Class	CGPA Required
First Class with Distinction	$\geq 8.0^*$
First Class	≥6.5
Second Class	<u>≥</u> 5.5
Pass Class	≥5.0

 Table 3: CGPA required for Award of Class

^{*} In addition to the required CGPA of 8.0 or more, the student must have necessarily passed all the courses of every semester in the first attempt.

14. ELIGIBILITY FOR AWARD OF THE M. Tech. DEGREE

- 14.1 Duration of the program: A student is ordinarily expected to complete the M.Tech. Program in four semesters of two years. However a student may complete the program in not more than four years including study period.
- 14.2 However the above regulation may be relaxed by the Vice-Chancellor in individual cases for cogent and sufficient reasons.
- 14.3 A student shall be eligible for award of the M.Tech. Degree if he / she fulfills all the following conditions.
 - a) Registered and successfully completed all the courses and project works.
 - b) Successfully acquired the minimum required credits as specified in the curriculum corresponding to the branch of his/her study within the stipulated period.
 - c) Has no dues to the Institute, Hostels, Libraries, NCC / NSS etc, and
 - d) No disciplinary action is pending against him / her.

15. DISCRETIONARY POWER

Notwithstanding anything contained in the above sections, the Vice Chancellor may review all exceptional cases, and give his decision, which will be final and binding.

M. Tech. in VLSI Design Department of Electronic and Communication Engineering Effective from academic year 2019-20 admitted batch

		M. Teen. (VLST Design) TSer	nester				
S. No	Course Code	Course Title	Category	L	Т	Р	С
1	19EEC707	Digital System Design	CE	3	0	0	3
2	19EEC709	Digital IC Design	CE	3	0	0	3
3	19EEC711	Analog IC Design	CE	3	0	0	3
4	19EEC7XX	Program Elective-I	PE	3	0	0	3
5	19EEC7XX	Program Elective-II	PE	3	0	0	3
6	19EMC741	Research Methodology & IPR	MC	2	0	0	2
7	19EEC725	VLSI Circuit Design Laboratory	CE	0	0	4	2
8	19EEC727	FPGA Design Laboratory	CE	0	0	4	2
9	19EAC7XX	Audit Course I	AC	2	0	0	0
							21

M. Tech. (VLSI Design) I Semester

M. Tech. (VLSI Design) II Semester

S. No	Course Code	Course Title	Category	L	Т	Р	С
1	19EEC706	VLSI Technology	CE	3	0	0	3
2	19EEC7XX	Program Elective –III	CE	3	0	0	3
3	19EEC7XX	Program Elective – IV	PE	3	0	0	3
4	19EEC7XX	Program Elective –V	PE	3	0	0	3
5	19EOE7XX	Open Elective	OE	3	0	0	3
6	19EEC792	Technical Seminar	CE	0	0	4	2
7	19EEC726	Advanced VLSI Design Laboratory	CE	0	0	4	2
8	19EEC728	IC Design Laboratory	CE	0	0	4	2
9	19EAC7XX	Audit Course II	AC	2	0	0	0
							21

M. Tech. (VLSI Design) III Semester

S. No	Course Code	Course Title	Category	L	Т	Р	С
1	19EEC891	Project Work-I	Project	0	0	20	10
							10

M. Tech. (VLSI Design) IV Semester

S. No	Course Code	Course Title	Category	L	Т	Р	С	
1	19EEC892	Project Work-II	Project	0	0	32	16	
							16	

M. Tech. (VLSI Design) Number of Credits

Semester	Ι	II	III	IV	Total
Credits	21	21	10	16	68

AUDIT COURSES I & II

S.No	Course Code	Course Title	Category	L	Т	P	С
1	19EAC741	English for Research Paper Writing	AC	2	0	0	0
2	19EAC742	Disaster Management	AC	2	0	0	0
3	19EAC743	Sanskrit for Technical Knowledge	AC	2	0	0	0
4	19EAC744	Value Education	AC	2	0	0	0
5	19EAC745	Constitution Of India	AC	2	0	0	0
6	19EAC746	Pedagogy Studies	AC	2	0	0	0
7	19EAC747	Stress Management by Yoga	AC	2	0	0	0
8	19EAC748	Personality Development through Life Enlightenment Skills	AC	2	0	0	0
9	19EAC750	Developing Soft Skills and Personality	AC	2	0	0	0

OPEN ELECTIVE

S.No	Course Code	Course Title	Category	L	Т	Р	C
1	19EOE742	Business Analytics	OE	3	0	0	3
2	19EOE746	Operations Research	OE	3	0	0	3
3	19EOE748	Cost Management of Engineering Projects	OE	3	0	0	3
4	19EOE752	Waste to Energy	OE	3	0	0	3

M. Tech. (VLSI Design) PROGRAM ELECTIVES

Program Elective-I

S. No	Course Code	Course Title	Category	L	Т	Р	C
1	19EEC753	Modeling and Design with HDLs	PE	3	0	0	3
2	19EEC755	Digital Signal Processing with FPGAs	PE	3	0	0	3
3	19EEC757	Semiconductor Device Modeling	PE	3	0	0	3

Program Elective-II

S. No	Course Code	Course Title	Category	L	Т	P	C
1	19EEC759	Semiconductor Devices	PE	3	0	0	3
2	19EEC761	VLSI DSP Architectures	PE	3	0	0	3
3	19EEC763	Active Filter Design	PE	3	0	0	3

Program Elective-III

S. No	Course Code	Course Title	Category	L	Т	Р	С
1	19EEC760	RF IC Design	PE	3	0	0	3
2	19EEC762	Advanced Logic Synthesis	PE	3	0	0	3
3	19EEC764	Advanced Digital IC Design	PE	3	0	0	3

Program Elective-IV

S. No	Course Code	Course Title	Category	L	Τ	Р	С
1	19EEC766	ASIC Design	PE	3	0	0	3
2	19EEC768	Broadband Communication Circuits	PE	3	0	0	3
3	19EEC770	Low Power VLSI Deign	PE	3	0	0	3

Program Elective-V

S. No	Course Code	Course Title	Category	L	Τ	Ρ	C
1	19EEC772	VLSI CAD	PE	3	0	0	3
2	19EEC774	Digital Systems Testing and Testability	PE	3	0	0	3
3	19EEC776	Data Converters	PE	3	0	0	3

19EEC707: DIGITAL SYSTEM DESIGN

L Т Р С 0 3 0 3

The emphasis of this course is on the design of digital systems and the use of a hardware description language, VHDL in the design process. Modeling the combinational and sequential logic circuits using basic features of VHDL is discussed and basics of the Programmable logic devices such as SPLDs, CPLDs and FPGAs are introduced in this course. This course also deals with the hardware implementation of the digital systems using programmable logic devices.

Course Objectives:

- To understand the basic concepts of designing combinational and sequential circuits and the possible hazards in the design.
- To model combinational and sequential circuits using VHDL.
- To design and model digital circuits using different modelling techniques and also design Finite State Machines.
- To study various programmable logic devices like SPLDs, CPLDs and FPGA.
- To study how to implement functions in FPGAs.

Unit I

(8L) Review of Logic Design Fundamentals: Combinational logic, Boolean algebra and algebraic Simplification, Karnaugh maps, designing with NAND and NOR gates, hazards in combinational circuits, flip-flops and latches, Mealy sequential circuit design, design of a Moore sequential circuit, equivalent states and reduction of state tables, sequential circuit timing, tristate logic and busses.

Learning Outcomes:

After completion of this unit, the student will be able to

- simplify the logic function using Boolean algebra and Karnaugh maps (L2).
- design combinational and sequential logic circuits using NAND/NOR gates (L4).
- design Mealy and Moore finite state machines for the given specifications (L4).
- analyze the timing characteristics of a given sequential logic circuit (L3).

Unit II

(10L)

Introduction to VHDL: Computer-aided design, hardware description languages, VHDL description of combinational circuits, VHDL modules, sequential statements and VHDL processes, modeling flip-flops using VHDL processes, processes using wait statements, two types of VHDL delays: Transport and inertial delays, compilation, simulation, and synthesis of VHDL code, VHDL data types and operators, simple synthesis examples, VHDL models for multiplexers, VHDL libraries, modeling registers and counters using VHDL processes, behavioral and structural VHDL, variables, signals, and constants, assert and report statements.

Learning Outcomes:

After completion of this unit, the student will be able to

- understand the basics of VHDL (L1). •
- describe a digital circuit at different levels such as behavioral, dataflow and structural (L2).
- describe the behavior of combinational and sequential logic circuits using VHDL processes (L2).
- understand different types of delays in VHDL (L1). ٠

Unit III

Introduction to Programmable Logic Devices: Brief overview of programmable logic devices, simple programmable logic devices (SPLDs), complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), Design Examples: BCD to 7-segment display decoder, a BCD adder, 32-bit adders, traffic light controller, state graphs for control circuits, synchronization and debouncing, a shift-and-add multiplier, array multiplier.

Learning Outcomes:

After completion of this unit, the student will be able to

- explain the capabilities of different programmable logic devices (L2).
- implement the combinational and sequential logic circuits using PLDs (L4).
- distinguish between different programmable logic devices (L2).
- design and model different types of control circuits using VHDL (L5).

Unit IV

(6L)

SM Charts and Microprogramming: State machine charts, derivation of SM charts, realization of SM charts, implementation of the dice game, microprogramming

Learning Outcomes:

After completion of this unit, the student will be able to

- understand the components of state machine charts (L1).
- develop the state machine charts for a given digital data processing (L3).
- understand the realization of the SM charts (L3).
- implement the digital circuits using microprogramming (L5).

Unit V

(**8**L)

Designing with Field Programmable Gate Arrays: Implementing functions in FPGAs, implementing functions using Shannon's decomposition, carry chains in FPGAs, cascade chains in FPGAs, examples of logic blocks in commercial FPGAs, dedicated memory in FPGAs, dedicated multipliers in FPGAs, cost of programmability, FPGAs and One-Hot state assignment.

Learning Outcomes:

After completion of this unit, the student will be able to

- understand the shannon's expansion theorem to decompose functions (L2).
- implement Boolean functions in FPGA devices using cascade chains and carry chains (L4).
- implement Boolean functions in FPGA devices using one-hot state assignment (L4).
- estimate the performance factors of the digital system such as delay, area and power (L3).

Text Book

1. Charles Roth, Digital Systems Design using VHDL, 2/e, Cengage Learning, 2012.

References

- 1. John F. Wakerly, Digital Design Principles and Practices, 4/e, Pearson Education, 2013.
- 2. Michael Ciletti, Advanced Digital Design using Verilog HDL, 2/e, Prentice Hall Publications, 2012.
- 3. Stephen Brown, ZvonkoVranesic, Fundamentals of Digital Logic with Verilog Design, 2/e, Tata McGraw Hill Publishers, 2014.

Course Outcomes:

- Design a combinational and sequential logic circuits with the help of K-maps using NAND/NOR/Universal gates (L4).
- Design mealy and moore state machines for the given specifications (L4).
- Analyze the timing characteristics of a given sequential logic circuit (L3).
- Understand the basics of VHDL (L1).
- Develop VHDL models of combinational and sequential logic circuits (L2).
- Distinguish between different programmable logic devices (L3).
- Develop the state machine charts for a given digital data processing (L3).
- Implement Boolean functions in FPGA devices using cascade chains, one-hot assignment etc (L5).

19EEC709: DIGITAL IC DESIGN

L T P C 3 0 0 3

This course is focused on applications of digital CMOS circuits and to understand the fabrication process of CMOS technology. Design of combinational and sequential circuits and implementation of the circuits with the help of FPGA, CPLD and some other form of devices is discussed.

Course Objectives

- To explain the operation of different MOS transistors and their characteristics like I-V and C-V characteristics.
- To discuss basic CMOS logic gates, implementation of multiplexers using tristate gates.
- To analyze different delays and power dissipation in number of stages.
- To understand the design of combinational circuits using ratioed, cascade and dynamic logic.
- To design different types of sequential circuits.

Unit I

(**8L**)

MOS Transistor Theory: A Brief History, MOS Transistors, Long-Channel I-V Characteristics, C-V Characteristics, Non ideal I-V, Device Models.

Learning Outcomes:

After completion of this unit the student will be able to

- describe enhancement NMOS operation with neat diagrams (L1).
- discuss the brief history of CMOS VLSI design (L2).
- explain about CMOS operation and fabrication steps with relevant figures (L5).
- analyze the relation between Ids verses Vds for long channel ideal I-V characteristics of NMOS transistor (L4).

Unit II

(**8L**)

(8L)

Logic gates: CMOS Logic Gates (The Inverter, NAND and NOR Gate, Compound Gates), Pass Transistors and Transmission Gates Tristate, Tristate, Multiplexers, Sequential Circuits.

Learning Outcomes:

After completion of this unit the student will be able to

- design X=A`B+AB` using CMOS logic gate (L5).
- explain about pass transistor and transmission gate (L2).
- discuss 4X1 multiplexer using tri-state logic (L2).
- construct D-Flip Flop using CMOS logic (L3).

Unit III

Delay & Power calculations: RC Delay Model, Linear Delay Model, Delay in Multistage Logic Networks, Choosing the Best Number of Stages, Dynamic Power, Static Power.

Learning Outcomes:

After completion of this unit the student will be able to

- state the different delays like RC delay and Linear delay (L1).
- understand the calculation of delays in multi stage logic circuits (L2).

• determine static and dynamic power in different stages of MOS circuits (L3).

Unit IV

Design of combinational circuits: Static CMOS, Rationed Circuits, Cascode Voltage Switch Logic, Dynamic Circuits, Pass-Transistor Circuits.

Learning Outcomes

After completion of this unit the student will be able to

- describe about different static CMOS designs (L1).
- explain different pass-transistor circuits (L2).
- discuss about (i) Pseudo NMOS (ii) Cascode voltage switch (L2).
- illustrate domino logic using dynamic circuits (L3).

Unit V

(**8L**)

(**8L**)

Design of sequential circuits: Conventional CMOS Latches &Flip-Flops, Pulsed Latches, Resettable Latches and Flip-Flops, Enabled Latches and Flip-Flops, Incorporating Logic into Latches, Differential Flip-Flops, Dual Edge-Triggered Flip-Flops True Single-Phase-Clock (TSPC) Latches and Flip-Flops.

Learning Outcomes:

After completion of this unit the student will be able to

- identify differentiate between conventional CMOS latches and flip-flops (L1).
- explain about enabled latches and flip-flops (L2).
- analyze about true single phase clock latches and flip-flops (L4).
- design various approaches to implement an edge triggered flip-flops (L5).

Text book:

1. Weste, N. H. E., Harris, D. M (2005). CMOS VLSI design: a circuits and systems perspective. Boston, Pearson/Addison-Wesley.

References

- 1. S. M. Kang, Y. Leblebici, CMOS Digital Integrated Circuits, 3/e, McGraw Hill, 2012.
- 2. Jackson, Hodges, Analysis and Design of Digital Integrated circuits, 3/e, McGraw Hill, 2012.
- 3. Ken Martin, Digital Integrated Circuit Design, Oxford Publications, 2011

Course Outcomes:

- understand the fundamental areas of applications for the Integrated Circuits (L1).
- identify the basic design structures using CMOS logic (L4).
- design the different delays like RC, Linear etc and to know how to calculate static and dynamic power (L5).
- analyze to draw different ratioed logic circuits and cascade circuits (L4).

19EEC711: Analog IC Design

L T P C 3 0 0 3

This course introduces the student, to the fundamentals of MOS device physics and building blocks of analog integrated circuit design. The first unit cover basics of MOS device physics. Units 2 and 3 covers different amplifiers used in analog IC design. Unit 4 covers the frequency response of amplifiers and feedback mechanisms used in different amplifiers. The last unit covers operational amplifier and its frequency compensation.

Course Objectives:

- To understand the construction, operation and mathematical models of MOSFETs.
- To analyze and design single stage and multistage amplifiers at low frequencies.
- To study and analyze different current mirrors used to bias IC amplifiers.
- To understand the frequency response of amplifier designed in integrated circuits.
- To understand the principles of operation of different feedback topologies.
- To understand different specifications and topologies related to operational amplifiers.

Unit I

(8L)

Basic MOS Device Physics: General considerations, MOSFET as a switch, MOSFET structure, MOS symbols, MOS I/V characteristics, threshold voltage, derivation of I/V characteristics, second-order effects, MOS device models, MOS device layout, MOS device capacitances, MOS small-signal model, MOS SPICE models, NMOS versus PMOS devices, long-channel versus short-channel devices.

Learning Outcomes:

After completion of this unit the student will be able to

- understand and identify different operating regions of MOSFET (L1).
- understand the MOS device Models used in small-signals (L2).
- understand the MOS device Capacitances (L2).

Unit II

(8L)

Single-Stage Amplifiers: Basic concepts, common-source stage, common-source stage with resistive load, CS stage with diode-connected load, CS stage with current-source load, CS stage with triode load, CS stage with source degeneration, source follower, common-gate stage, cascade stage, folded cascode, choice of device models.

Learning Outcomes:

After completion of this unit the student will be able to

- identify different amplifiers using MOSFET (L2).
- analyze and design different amplifiers using MOSFET (L2).

Unit III

Differential Amplifiers: Single-ended and differential operation, basic differential pair, qualitative analysis, quantitative analysis, common-mode response, differential pair with MOS loads, gilbert cell. **Passive and Active Current Mirrors:** Basic current mirrors, cascode current mirrors, active current mirrors, large-signal analysis, small-signal analysis, common-mode properties.

Learning Outcomes:

After completion of this unit the student will be able to

- analyze and design differential amplifiers using MOSFET (L2).
- analyze and design active and passive current mirrors using MOSFETs (L3).

Unit IV

(8L)

Frequency Response of Amplifiers: General considerations, Miller effect, association of poles with nodes, common-source stage, source followers, common-gate stage, cascode stage, differential pair. **Feedback:** General considerations, properties of feedback circuits, types of amplifiers, feedback topologies, voltage-voltage feedback, current-voltage feedback, voltage-current feedback, current-current feedback, effect of loading, two-port network models, loading in voltage-voltage feedback.

Learning Outcomes:

After completion of this unit the student will be able to

- understand the frequency response of single stage and differential amplifiers using MOSFETs (L4).
- understand different feedback topologies used in amplifiers (L2).
- understand different two-port networks used to analyze feedbacks (L2).

Unit V

(**8L**)

Operational Amplifiers: General considerations, performance parameters, one-stage op amps, two-stage op amps, gain boosting, comparison, common-mode feedback, input range limitations, slew rate, power supply rejection. **Stability and Frequency Compensation:** General considerations, multipole systems, phase margin, frequency compensation, compensation of two-stage op amps.

Learning Outcomes

After completion of this unit the student will be able to

- understand performance parameters related to operational amplifiers (L2).
- understand the working of different operational amplifier topologies (L2).
- analyze and design different operational amplifiers for the given specifications (L4).
- understand the stability and frequency compensation in operational amplifiers (L3).

Text Books

1. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill, 2011.

References

- 1. P. R. Gray & R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 5/e, John Wiley, 2012.
- 2. Ken Martin, Analog Integrated Circuit Design, 2/e, Wiley Publications, 2012.
- 3. Sedra and Smith, Microelectronic Circuits, 6/e, Oxford Publications, 2014.

(**8L**)

Course Outcomes:

- acquire knowledge of device physics related to MOSFET (L1).
- acquire knowledge of amplifier design with the use of proper biasing techniques (L2).
- identify appropriate circuit topology for given gain, input impedance, output impedance and bandwidth requirements (L2).
- design single and multi-stage amplifiers for desired gain, bandwidth and terminal impedance specifications (L4).
- design feedback circuits to meet the given gain error, bandwidth, input and output impedance requirements (L4).
- acquire the knowledge of different op-amp topologies and to design op-amps for the given specifications (L3).

19EEC753: MODELING AND DESIGN WITH HDLs

L	Т	Р	С
3	0	0	3

This course introduces the student, to Design digital logic using Verilog HDL. The first three units cover various modeling styles in Verilog. The fourth unit describes various design examples in Verilog. The last unit describes use of Testbench and Verification in VLSI using System Verilog.

Course Objectives:

- To familiarize the Digital Design using Verilog HDL.
- To explain various syntax and semantics of Verilog HDL.
- To describe various modeling styles in Verilog HDL.
- To impart the knowledge of designing Digital logic using various examples in Verilog HDL.
- To introduce the Testbench and use of verification using System Verilog.

Unit I

8L

Basic Concepts: Lexical conventions, data types, system tasks and compiler directives. **Modules and Ports:** Modules, ports, hierarchical names. **Gate-Level Modeling:** Gate types, gate delays.

Learning Outcomes:

After completion of this unit the student will be able to

- identify various lexical convention and data types (L2).
- understand various System tasks and Compilers (L2).
- state and define Modules and ports (L2).
- determine gate-level modeling with gate types and delays (L3).
- apply digital logic design using gate-level modeling (L4).

Unit II

8L

8L

Dataflow Modeling: Continuous assignments, delays, expressions, operators, and operands, operator types, examples.

Learning Outcomes:

After completion of this unit the student will be able to

- state continuous assignment, operators (L2).
- identify various operators (L2).
- predict the use of delay, expression and operators (L2).
- determine the operator precedence (L2).
- apply dataflow modeling style for digital design (L4).

Unit III

Behavioral Modeling: Structured procedures, procedural assignments, timing controls, conditional statements, multiway branching, loops, sequential and parallel blocks, generate blocks, examples.

Learning Outcomes:

After completion of this unit the student will be able to

- state procedural assignment, sequential & parallel blocks and generate blocks (L2).
- identify timing control and conditional statements (L2).

- predict the use of multiway branching and loops (L2).
- determine the use of generate block (L2).
- apply behavioral modeling style for digital design (L4).

Unit IV

Design examples: Difference between tasks and functions **Timing and Delays**: Types of delay models, path delay modeling, timing checks, delay back annotation, BCD to 7-Segment Display Decoder, BCD Adder,32-Bit Adders, Traffic Light Controller, Shift-and-Add Multiplier, Array Multiplier.

Learning Outcomes:

After completion of this unit the student will be able to

- state the difference between tasks and functions (L2).
- identify timings and delays using example (L2).
- predict the use of multiway branching and loops (L2).
- determine the use of generate control and data path with example (L3).
- apply different modeling style to design adders and multipliers (L4).

Unit V

Writing Test benches using System Verilog:

What is Verification, what is a Test bench, The Importance of Verification, Convergence Model, What Is Being Verified, Functional Verification Approaches, Testing Versus Verification, Design and Verification Reuse, The Cost of Verification

Learning Outcomes:

After completion of this unit the student will be able to

- state verification and Testbench (L5).
- identify the importance of verification and convergence model (L5).
- predict cost of verification (L5).
- determine functional verification approaches (L5).
- apply design and verification reuse (L5).

Text Book(s)

- 1. Samir Palnitkar, Verilog HDL, 2/e, Pearson Education, 2013.
- 2. Charles Roth, Digital Systems Design using Verilog, Cengage Learning, 2014

References

- 1. Janick Bergeron, "Writing Test benches using System Verilog", Springer.
- 2. J. Bhasker, System Verilog HDL Primer, B.S. Publications, 2012.
- 3. J. Bhasker, Verilog Synthesis Primer, B. S. Publications, 2011.
- 1. M. Ciletti, Advanced Digital Design with Verilog HDL, 2/e. Pearson Education, 2012.

Course Outcomes:

After successful completion of the course, the student will be able to

- describe the basic concepts in Verilog HDL (L2).
- list and describe various modeling style in Verilog HDL (L3).
- compare and identify Gate, Dataflow and Behavioral modeling using digital design examples (L4).
- analyze and design combinational and sequential circuits in Verilog (L1).
- explain the principles and operation test bench and verification using System Verilog (L5).

8L

8L

19EEC755: DIGITAL SIGNAL PROCESSING WITH FPGAs

L	Т	Р	С
3	0	0	3

This course introduces the student, FPGA Architectures and implementation of digital signal processing algorithms on FPGAs. The first two units introduce fundamentals of DSP, FPGA and programmable signal processors, data representation, fixed-point and floating-point representations, Data path subsystems, binary adders and multipliers, and Digital Filter designs.

Course Objectives:

- To introduce Data-path subsystem design and illustrate their applications in implementing DSP algorithms.
- To familiarize with FIR and IIR filter designs and implementations.
- To explain about the fundamentals of Multirate Signal Processing algorithms and techniques, and illustrate their applications for filter design.
- To illustrate the importance of FFT for Fourier transform computation, and introduce FFT algorithms for computing DCT.
- To introduce Adaptive systems and their applications for signal detection and estimation, and illustrate algorithms for estimation.
- To introduce error control coding and coding theory, and various types of codes, like block codes and convolutional codes.

Unit I

Introduction: Overview of digital signal processing, FPGA technology, DSP technology requirements, FPGA and programmable signal processors. **Computer Arithmetic:** Number representation, fixed-point numbers, unconventional fixed-point numbers, floating-point numbers, and binary adders, pipelined adders, modulo adders, binary multipliers, multiplier blocks, fixed-point arithmetic implementation, and floating-point arithmetic implementation.

Learning Outcomes:

After completion of this unit, the student will be able to

- understand FPGA Technology and DSP processors (L1).
- analyze Fixed-point and Floating-point number representations, and their formats (L1).
- analyze and design Data-path subsystems, like Adders and Multipliers (L2).
- design and analyze, Fixed-point and Floating-point arithmetic implementations of Data-path subsystems (L3).

Unit II

8L

8L

FIR Filters: Digital filters, FIR theory, designing FIR filters, constant coefficient FIR design. **IIR Filters:** IIR coefficient computation, IIR filter implementation, Fast IIR filter.

Learning Outcomes:

After completion of this unit, the student will be able to

- design FIR and IIR filters (L1).
- characterize the performance of FPGA implementations of FIR and IIR filters (L2).
- implement various digital filter architectures in MATLAB or any ECAD tool (L3).
- explain IIR filter architectures and discriminate their performance characteristics from FIR filters (L3).

Unit III

Multirate Signal Processing: Decimation and interpolation, polyphase decomposition, Hogenaur CIC filters. **Fourier Transforms:** DFT algorithms, FFT algorithms, computing DCT using FFT.

Learning Outcomes:

After completion of this unit, the student will be able to

- apply concepts of Multirate signal processing for practical DSP systems (L1).
- implement FFT algorithms on FPGA and their characterization (L2).
- realize DCT and characterize their performance (L3).
- explain Radix-n FFT algorithms (L4).
- explain the implementation of DCT using FFT (L5).

Unit IV

Adaptive Systems: Application of adaptive systems, optimum estimation techniques, LMS algorithm, transform domain LMS algorithms, implementation of the LMS algorithm.

Learning Outcomes:

After completion of this unit, the student will be able to

- explain Adaptive systems and their implementations (L1 & L2).
- realize LMS algorithm and its variants(L3).
- implement an application based on LMS algorithm, with the prime objective of optimizing the performance (L4).

Unit V

8L

Communication Systems: Error control, basic concepts from coding theory, block codes, convolutional codes, modulation and demodulation.

Learning Outcomes:

After completion of this unit, the student will be able to

- explain "Error control techniques" (L1).
- understand basic concepts from coding theory (L2).
- explain about block and convolutional codes (L3).
- understand Modulation and Demodulation techniques (L4).
- realize coding theory and concepts for any practical case (L5).

Text Book

1. Uwe Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays, 4/e, Springer Publications, 2014

References

- 1. Roger Woods, John McAllister, Dr. Ying Yi, FPGA-based Implementation of Signal Processing Systems, Wiley Publications, 2011.
- 2. Shoab Ahmed Khan, Digital Design of Signal Processing Systems, Wiley Publications, 2011.
- 3. KeshabParhi, VLSI Digital Signal Processing, Wiley Student Edition, 2010.

8L

Course Outcomes:

- implement digital filter designs on FPGA (L1).
- explore adaptive systems for optimizing the performance of a DSP system (L3).
- identify various Error control techniques and coding theory (L2).
- developing FPGA prototypes for DSP algorithms, for speech and image processing applications (L4).
- design and develop innovative techniques for realizing DSP algorithms (L5).

19EEC757: SEMICONDUCTOR DEVICE MODELING

L T P C 3 0 0 3

This course introduces the student, foundations of Semiconductor device physics, and operating principles of Semiconductor devices, PN junction diode, MIS Junction, BJTs and FETs and device modeling approaches.

Course Objectives

- To introduce the concepts of semiconductor physics and explain them briefly.
- To analyze and design Semiconductor devices, with a focus on more realistic phenomenon.
- To understand static and dynamic behavior of Semiconductor devices, and analyze their importance for device design.
- To introduce non-ideal conditions and their influence on C-V characteristics in MIS capacitor.
- To introduce the physical operation principle of BJT and their static characteristics.
- To introduce the physical operation principle of JFET, MESFET and MISFET, and their static characteristics.
- To introduce small-signal modeling and derive small signal equivalent circuit of various Semiconductor devices.

Unit – I

Concentration and motion of carriers in Semiconductor bulk - equilibrium concentration in intrinsic and extrinsic semiconductors, excess carriers, drift and diffusion transport, continuity equation. Concentration and motion of carriers at the interface - surface recombination, surface mobility etc.

Learning Outcomes:

After completion of this unit, the student will be able to

- understand carrier statistics in Semiconductors (L1).
- explain intrinsic and extrinsic Semiconductors, and analyze the carrier concentrations and understanding their importance on their working(L1).
- understand the carrier transport in Semiconductors, such as drift and diffusion transport and their implications on current through Semiconductors (L2).
- interpret the continuity equation for various operating conditions in Semiconductors (L3).
- to explain about carrier concentrations at the interface and surface mobility, understanding their implication on the device behavior, like MOSFETs (L5).

Unit – II

10L

Device modeling - basic equations for device analysis, approximation to these equations for deriving analytical expressions.PN homojunction - ideal static I-V characteristics and deviations including breakdown, ac small signal equivalent circuit, switching characteristics.

Learning Outcomes

After completion of this unit, the student will be able to

- solve basic equations for understanding and analyzing Semiconductor devices (L1).
- understand the importance of approximations for simplifying the basic equations for analyzing Semiconductor devices (L2).
- understand the cases when and where the approximations can be used for analyzing Semiconductor devices (L3).
- identify Semiconductor device modeling foundation for characterizing and designing Analog/Digital circuits (L4).
- understand the physical operation of PN junctions (L1).

8L

- explain and interpret static I-V characteristics of PN junctions (L2).
- analyze PN junctions under non ideal conditions (L3).
- understand the small signal equivalent circuit of PN Junction diode (L3).
- explain switching characteristics of PN Junction and explore the design space of PN junctions (L4).

Unit – III

MIS Junction/capacitor - ideal C-V characteristics and deviations due to interface states/charges and work function differences, threshold voltage.

Learning Outcomes:

After completion of this unit, the student will be able to

- understand the electrostatics of MIS Junction/Capacitor under ideal conditions (L1).
- understand the electrostatics of MIS Junction/Capacitor under non ideal conditions, due to interface states and work function differences (L2).
- analyze the threshold voltage of MIS Junction under non ideal conditions (L3 & L4).

Unit – IV

8L

8L

8L

BJT - transistor action, static characteristics, ac small signal equivalent circuit, switching characteristics.

Learning Outcomes:

After completion of this unit, the student will be able to

- understand the physical operation and electrostatics of BJT under ideal conditions (L1).
- analyze the BJT operation for various operating modes, Forward active, Saturation and Cutoff modes (L2).
- derive the small signal equivalent circuit and identify its importance for circuit design and analysis (L3).
- explain switching characteristics of BJTs and explore the design space by employing BJTs as switching elements (L4).

Unit – V

FETs - field effect, types of transistors (JFET, MESFET, and MISFET), static characteristics of MISFET, small signal equivalent circuit, difference between BJT and FETS.

Learning Outcomes:

After completion of this unit, the student will be able to

- understand the physical operation of FETs and identify the important differences between BJTs and FETs (L1).
- analyze the static behavior of JFET and MESFET, and deriving the small signal parameters (L2).
- derive the small signal model from the foundations of small signal analysis, for JFET and MESFET (L3).
- interpret the applicability of small signal model of JFET or MESFET, for various operating conditions (L4).

Textbook(s):

- 1. M. Lundstrom, "Fundamentals of Carrier Transport", Cambridge University Press, 2000.
- 2. C. Snowden, "Introduction to Semiconductor Device Modeling", World Scientific, 1986.

References

- 1. Y. Tsividis and C. McAndrew, "MOSFET modeling for Circuit Simulation", Oxford University Press, 2011.
- 2. BSIM Manuals available on BSIM homepage on the internet.

- 3. T. A. Fjeldly, T. Ytterdal and M. Shur, "Introduction to Device Modeling and Circuit Simulation", John Wiley, 1998.
- 4. Y. Taur and T. H. Ning, "Fundamentals of Modern VLSI Devices", Cambridge University Press, 1998.
- 5. Shreepad karmalkar, NPTEL Video Course on "Semiconductor Device Modeling", <u>http://nptel.ac.in/courses/117106033/</u>

Course Outcomes:

- analyze the basic device equations and understanding their importance for analyzing the device behavior (L1).
- analyze the DC and small signal behavior of Semiconductor devices and utilizing their small signal models for circuit analysis and design (L3).
- explain the switching characteristics of Semiconductor devices (L2).
- design Semiconductor devices for the given performance specifications (L3).
- apply the concepts of small signal modeling for Semiconductor devices (L4).
- interpret data sheets of various semiconductor devices and bring out the required one for the given application (L5).

19EEC759: SEMICONDUCTOR DEVICES

L	Т	Р	С
3	0	0	3

This course introduces the students to the physics of semiconductors and the inner working of semiconductor devices. The first unit covers band structures of different materials, carrier transport mechanisms and their effects. The other four units cover different semiconductor devices and technologies.

Course Objectives:

- To determine the band structure of semiconductors when supplied with basic materials properties and applying their knowledge of quantum mechanics.
- To calculate carrier distributions in thermal equilibrium and non-thermal equilibrium conditions for intrinsic and doped semiconductors.
- To apply basic semiconductor drift-diffusion equations to determine current flow in semiconductor devices.
- To differentiate between the fundamental difference of p/n junctions and field effect transistors.
- To determine alignment of metal-semiconductor band diagrams and identify whether junction is Ohmic or Schottky.
- To Design a bipolar transistor, metal-oxide-semiconductor and/or a field effect transistor that meet specific performance criteria through the selection of the appropriate semiconductor material(s), doping, and device dimensions.

Unit I

8L

Review of Electronics in Solids. Electronics in Semiconductors: Introduction, band structure of semiconductors, holes in semiconductors, band structures of some semiconductors, mobile carriers, doping, carriers in doped semiconductors. **Carrier Dynamics in Semiconductors**: Introduction, scattering in semiconductors, velocity electric field relations in semiconductors, very high field transport, carrier transport by diffusion, charge injection and quasi Fermi levels, carrier generation and recombination, continuity equation.

Learning Outcomes:

After completion of this unit the student will be able to

- identify Crystal structure of solids and space lattices (L1).
- solve Schrodinger's wave equation describing the behavior of waves (L1).
- discover Fermi level position using Fermi-Dirac and Maxwell-Boltzmann PDF (L3).
- contrast carrier transport and break down phenomena (L2).
- measure excess carriers density due to charge injection in semiconductors (L3).

Unit II

8L

Junctions in Semiconductors: Device demands, unbiased p-n junction, p-n junction under bias, real diode, high voltage effects in diodes, modulation and switching ac response. SPICE model. Semiconductor Junctions with metal and insulators: Metals as conductors, Schottky barrier diode, Ohmic contacts, insulator-semiconductor junctions.

Learning Outcomes:

After completion of this unit the student will be able to

- depict Carrier distribution and field profile at a p-n junction (L2).
- compare Operation p-n junction diode under different bias conditions (L1).

- estimate diode I-V characteristics and non-idealities (L2).
- apply Small signal equivalent model of diode (L3).
- compare Semiconductor junctions with metals and insulators (L1).

Unit III

Bipolar Junction Transistors: Introduction, Bipolar transistor, static characteristics of bipolar transistors, BJT static performance parameters, secondary effects in real devices, a charge control analysis, bipolar transistor as an inverter, high frequency behavior of BJT. Spice model. Bipolar transistors: A Technology roadmap.

Learning Outcomes:

After completion of this unit the student will be able to

- explain working of BJT (L1).
- distinguish different modes of operation of BJT (L1).
- estimate Static performance parameters (L2).
- construct Hetero structures to improve efficiency (L3).

Unit IV

8L

Field Effect Transistors(MOSFET): Introduction, MOSFET, structure and fabrication, metal-oxide semiconductor capacitor, capacitance voltage characteristics of the MOS structure, metal oxide semiconductor field effect transistor, important issues in real MOSFETs

Learning Outcomes:

After completion of this unit the student will be able to

- 1. deduce MOS capacitor model (L1).
- 2. interpret C-V characteristics of MOS capacitor (L1).
- 3. explain the physical structure and detailed operation of MOSFETs (L2).
- 4. find the terminal I-V characteristics of MOSFETs and their associated non-idealities (L2).
- 5. identify short and long channel effects of MOSFETs (L3).

Unit V

10L

Field Effect Transistors (JFET, MESFET): Introduction, JFET, MESFET, current voltage characteristics, effects in real devices, high frequency high speed issues. **Semiconductor Optoelectronics:** Introduction, optical absorption in a semiconductor, photo current in a p-n diode, P-I-N photodetector, light emission, semiconductor laser-basic principles.

Learning Outcomes:

After completion of this unit the student will be able to

- 1. categorize various FETs (L1).
- 2. compare working of JFET and MESFET (L1).
- 3. differentiate between JFET and MESFET Effects (L2).
- 4. discuss high frequency, high speed issues (L3).
- 5. tell the physical operation of devices like LEDs, lasers and light detectors (L1).

8L

Text Books

- 1. Jasprit Singh, Semiconductor Devices, Basic Principles, Wiley Student Edition, 2012
- 2. Ben G. Streetman, Solid State Electronic Devices, 6/e, Prentice Hall India, 2013.

References

- 1. Yuan Taur, Tak.H.Ning, Fundamentals of Modern VLSI Devices, 2/e, Cambridge University Press, 2011.
- 2. Donald Neamen, Semiconductors Physics and Devices, Tata McGraw Hill, 2011.
- 3. Tyagi, Introduction to Semiconductor Materials and Devices, Wiley Publications, 2010.

Course Outcomes:

- 1. utilize semiconductor models to analyze carrier densities and carrier transport (L2).
- 2. understand and utilize the basic governing equations to analyze semiconductor devices (L1).
- 3. understand and analyze the inner working of semiconductor p-n diodes, Schottky barrier diodes and new semiconductor devices such as JFET, MOSFET(L2).
- 4. predict the behavior of different optoelectronic devices (L1).

19EEC761: VLSI DSP ARCHITECTURES

L	Т	Р	С
3	0	0	3

This course introduces the student, DSP Architectures and implementation of digital signal processing algorithms on DSP processors. Digital signal processing is an enabling technology for many applications such as video, speech, wired and wireless communications, and multimedia. The focus of this course will be on design methodologies for realization of dedicated VLSI systems for signal processing applications.

Course Objectives

- To familiarize various DSP algorithms and Pipelining and Parallel Processing in DSP Processors.
- To introduce the concepts of Retiming, Folding and Unfolding
- To impart knowledge about Systolic Architecture Design
- To provide an understanding about Bit Level Arithmetic Architectures and Cord algorithm

Unit I

Introduction to DSP Systems: Typical DSP algorithms, representation of DSP algorithms, **Iteration Bound:** Introduction, data flow graph representations, loop bound and Iteration bound. **Pipelining and Parallel Processing:** Introduction, pipelining of fir digital filters, parallel processing, pipelining and parallel processing for low power.

Learning Outcomes:

After completion of this unit the student will be able to

- understand various DSP Algorithms (L1).
- explain about data flow representations(L2).
- describe about operations like Pipelining and Parallel Processing in DSP systems(L1).

Unit II

8L

8L

Retiming: Introduction, definition and properties, solving systems of inequalities, retiming techniques. **Unfolding:** Introduction, an algorithm for unfolding, properties of unfolding, critical path. applications of unfolding.

Learning Outcomes:

After completion of this unit the student will be able to

- define properties and different retiming techniques (L1).
- explain algorithm and properties of unfolding (L2).
- analyze applications of unfolding (L4).

Unit III

8L

Folding: Introduction, folding transformation, register minimization techniques, register minimization in folded architectures. **Systolic Architecture Design:** Introduction, systolic array design methodology, FIR systolic arrays, selection of scheduling vector, matrix-matrix multiplication and 2-D systolic array design.

Learning Outcomes:

After completion of this unit the student will be able to

- understand folding and register minimization techniques (L1).
- describe systolic array design methodology (L1).

• discuss about matrix-matrix multiplication and 2D systolic array design (L2).

Unit IV

Bit-Level Arithmetic Architectures: Introduction, parallel multipliers, bit serial multipliers, bit serial filter design and implementation, canonic signed digit representation, distributed arithmetic.

Learning Outcomes:

After completion of this unit the student will be able to

- Describe bit-level arithmetic architecture of parallel and serial multipliers (L1).
- Explain Canonic signed digit representation (L2).
- Discuss about distributed arithmetic (L2).

Unit V

8L

8L

CORDIC Algorithm: Introduction to CORDIC algorithm, CORDIC and vector rotation, applications of CORDIC. Redundant Arithmetic: Redundant Number representations, Carry-free radix-2 addition and subtraction.

Learning Outcomes:

After completion of this unit the student will be able to

- Understand CORDIC algorithm (L1).
- Explain applications of CORDIC (L2).
- Implement carry free radix-2 addition and subtraction using CORDIC (L3).

Text Book

1. Keshab Parhi, VLSI Digital Signal Processing, Wiley Student Edition, India, 2010.

References

- 1. Lan Wanhammer, DSP Integrated Circuits, Elsevier Publications, 2012.
- George A, Constantinides, Peter Y,K, Cheung, Wayne Luk, Synthesis and Optimization of DSP Algorithms, Kluwer Academic Publishers, 2010. Proakis J. Gard and D. G. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications, 4/e, PHI, 2011.

Course Outcomes:

- Describe about various DSP Algorithms and Pipelining and Parallel Processing (L1).
- Explain about Retiming, Folding and Unfolding techniques in VLSI DSP Architectures (L2).
- Discuss about Bit Level Arithmetic Architecture (L2).
- Implement CORDIC Algorithm in applications related to VLSI DSP Architectures (L3).

19EEC763: ACTIVE FILTER DESIGN

L	Т	Р	С
3	0	0	3

This course introduces the student, to the filter design using active components in integrated circuits. The first unit cover basics of operational amplifiers and first order filters. The second explains second order filters. The third unit covers design of different low-pass filter and filter transformations. The fourth unit covers design of filters using LC elements. The last unis covers design of filters using transconductance-C and switched capacitor circuits.

Course Objectives:

- To understand basics of operational amplifier circuits.
- To understand the basics of different filter properties.
- To understand different types of filters based on pass band frequencies.
- To study and analyze first and second order filters.
- To design and analyze filters using LC elements.
- To design and analyze active filters.

Unit I

(**8L**)

Operational Amplifiers: Operational amplifier models, opamp slew rate, operational amplifier with resistive feedback, analyzing opamp circuits, examples. **First Order Filters:** Bilinear transfer function and its parts, realization with passive elements, bode plots, active realizations, effect of A(s), cascade design.

Learning Outcomes:

After completion of this unit the student will be able to

- understand different operational amplifier circuits (L1).
- understand the basics of the first order filters (L2).
- understand the design of first order filters (L4).

Unit II

(8L)

Second Order LowPass and BandPass Filters: Design parameters Q and w₀, second order circuit, frequency response of lowpass and bandpass circuits, integrators, other biquads. Second Order Filters with Arbitrary transmission zeros: Summing, voltage feedforward, cascade design revisited.

Learning Outcomes:

After completion of this unit the student will be able to

- understand different second order filter parameters (L2).
- understand different types of filters (L3).
- design different second order filters (L4).

Unit III

(**8L**)

Low Pass filters with maximally flat magnitude: Ideal low pass filter, Butterworth response, Butterworth pole locations, low pass filter specifications, arbitrary transmission zeros. Low Pass filters with Equal Ripple Magnitude Response: The Chebyshev polynomial, Chebyshev magnitude response, local of Chebyshev poles, comparision of maximally flat and equal ripple responses, Chebyshev filter design. Frequency Transformation: Low pass to highpass, low pass to bandpass, low pass to bandstop, lowpass to multiple passband transformation.

Learning Outcomes:

After completion of this unit the student will be able to

- design and understand butterworth filters (L3).
- design and understand Chebyshev filters (L3).
- understand the frequency transformation in filters (L4).

Unit IV

(8L)

LC Ladder Filters: Some properties of lossless ladders, a synthesis strategy, General ladder design methods, frequency transformation, **Ladder Simulations by Element Replacement:** The general impedance converter, optimal design of the gic, realizing simple ladders, gorski-popiel embedding technique, bruton'sfdnr technique, creating negative components.

Learning Outcomes:

After completion of this unit the student will be able to

- understand properties of LC ladder filters (L2).
- understand different LC Ladder filters (L2).
- design and analyze ladder filters (L5).

Unit V

(**8L**)

Transconductance-C filters: Transconductance cells, elementary transconductance building blocks, first order and second order filters, higher order filters. **Switched Capacitor Filters:** The MOS Switch, the switched capacitor, first order building blocks, second order sections, sampled data operation, switched capacitor first order and second order sections, bilinear transformation, design of switched capacitor cascade filters.

Learning Outcomes:

After completion of this unit the student will be able to

- design first and second order filters using transconductance-C filters (L5).
- know the building blocks used in switched capacitor filter (L3).
- design and analyse filters using switched capacitor circuits (L5).

Text Book

1. Rolf Schaumann, Van Valkenburg, Design of Analog Filters, Oxford University Press, 2010

References

- 1. Integrated Continuous Time Filters, YannisTsividis and Johannes Voorman, IEEE Press, 2011
- 2. Design of Analog Filters: Passive, Active RC and Switched Capacitor, Rolf Schaumann, M.S. Ghausi, Kenneth R. Laker, 2010

Course Outcomes:

- explain different properties of filters (L1).
- understand different types of filters based on pass band frequencies (L2).
- understand different types of filters based on the transition band (L3).
- design different filters using active and passive components (L5).
- convert one type of filter into other filter using frequency transformation (L4).

19EMC741: RESEARCH METHODOLOGY AND IPR

L T P C 2 0 0 2

This course introduces the student, to the fundamentals of research, research process, technical writing and intellectual property rights. Students will be able to use this knowledge to gain interest in their subject area and pursue their career in research.

Course Objectives:

- To familiarize the meaning, objectives and sources of research
- To acquaint the student with the importance and methods of literature review/research ethics
- To impart the knowledge of technical writing for preparing reports, presentations, research proposals, conference/journal publications
- To introduce the terminology and process of obtaining intellectual property rights
- To expose the intricacies in the process of obtaining patent rights

Unit I

5L

Meaning of research problem, Sources of research problem, Criteria Characteristics of a good research problem, Errors in selecting a research problem, Scope and objectives of research problem. Approaches of investigation of solutions for research problem, data collection, analysis, interpretation, Necessary instrumentations

Learning Outcomes:

After the completion of this unit, the student will be able to

- define the meaning of a research problem(L2).
- list the different sources of research problem(L1).
- enumerate the different criteria of good research and list the different errors in selecting research problem(L4).
- contrast the different approaches of research(L3).
- compare the different methods for data collection and analysis(L5).

Unit II

Effective literature studies approaches, analysis Plagiarism, Research ethics.

Learning Outcomes:

After the completion of this unit, the student will be able to

- list and elaborate the different steps of the research process(L1).
- explain the importance of carrying out an effective literature review (L3).
- identify the research gaps from literature review(L4).
- describe the ethical principles to be following during research process and authorship(L2).
- define the terminology and list the methods to avoid being accused of plagiarism(L2).
- list the different types of research misconduct(L5).

Unit III

5L

5L

Effective technical writing, how to write report, Paper Developing a Research Proposal, Format of research proposal, a presentation and assessment by a review committee

Learning Outcomes:

After the completion of this unit, the student will be able to

- list the attributes, reasons and guidelines for effective technical writing (L3).
- contrast between conference paper, technical presentation and journal paper (L2).
- choose a particular research contribution for patenting or journal publication (L4).
- define the terminology related to citation, citation index, h-index etc (L1).

Unit IV

5L

Nature of Intellectual Property: Patents, Designs, Trademarks and Copyright. Process of Patenting and Development: technological research, innovation, patenting, development. **International Scenario**: International cooperation on Intellectual Property. Procedure for grants of patents, Patenting under PCT.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the codes and standards in building intellectual property rights(L3).
- list the subject, importance and requirements for of patentability(L5).
- explain the process of patenting and commercialization in academia(L1).
- enumerate the procedure for application preparation, filing and grant of Patents(L2).
- define the terminology related to citation, citation index, h-index etc(L4).

Unit V

8L

Patent Rights: Scope of Patent Rights. Licensing and transfer of technology. Patent information and databases. Geographical Indications. **New Developments in IPR**: Administration of Patent System. New developments in IPR; IPR of Biological Systems, Computer Software etc. Traditional knowledge Case Studies, IPR and IITs.

Learning Outcomes:

After the completion of this unit, the student will be able to

- explain the scope of patent rights (L1).
- describe the process for licensing and transfer of technology (L3).
- identify the sources of patent information and databases (L2).
- elaborate the administration of patent system (L5).
- describe the new developments in IPR in computer software, biological systems etc (L4).

Text Book(s):

- 1. Stuart Melville and Wayne Goddard, "Research methodology: an introduction for Science and engineering students", Tata Mcgraw Hill India, 2013.
- Ranjit Kumar, "Research Methodology: A Step by Step Guide for beginners", 2/e, Prentice Hall of India, 2013.

References:

- 1. Halbert, "Resisting Intellectual Property", Taylor and Francis Limited, 2007.
- 2. Mayall, "Industrial Design", McGraw Hill, 1992.
- 3. Niebel, "Product Design", McGraw Hill, 1974.
- 4. Asimov, "Introduction to Design", Prentice Hall, 1962.
- 5. Robert P. Merges, Peter S. Menell, Mark A. Lemley, "Intellectual Property in New Technological Age", 2016
- 6. T. Ramappa, "Intellectual Property Rights Under WTO", S. Chand Publishers, 2008

Course Outcomes:

- define the meaning, sources, approaches for research problems (L2).
- explain the guidelines for carrying out effective literature review and identify research gaps (L1).
- describe effective guidelines for preparing technical reports, research publications, presentations and research proposals (L4).
- describe the codes, standards and process of obtaining intellectual property rights (L3).
- enumerate the new developments of IPR in engineering systems (L4).

19EEC725: VLSI CIRCUIT DESIGN LABORATORY

L	Т	Р	С
0	0	4	2

This course introduces the student, to familiarize the EDA tools, the Characteristics of various Electronics devices, and Digital and Analog Integrated Circuits.

Course Objectives

- To Understand the EDA tools
- To describe and analyze the characteristics of various components (like diode, MOSFETs) with different analysis (like DC, AC, TRANSISANT Analysis etc.)
- To design and estimate various characteristics of digital integrated circuits
- To design and analyze the various analog circuits.
- To Draw the layout of various schematics

Session – I: Digital IC Design Laboratory

Experiments shall be carried out using Tanner/Mentor Graphics/Cadence/SPICE Tools

- 1. Introduction to SPICE (Operating Point Analysis, DC Sweep, Transient Analysis, AC Sweep, Parametric Sweep, Transfer Function Analysis)
- 2. Modeling of Diodes, MOS transistors, Bipolar Transistors etc using SPICE,
- 3. An Overview of Tanner EDA Tool/MicroWind/Electric/ Magic/LTSpice
- 4. I-V Curves of NMOS and PMOS Transistors
- 5. DC Characteristics of CMOS Inverters (VTC, Noise Margin)
- 6. Dynamic Characteristics of CMOS Inverters (Propagation Delay, Power Dissipation)
- 7. Schematic Entry/Simulation/ Layout of CMOS Combinational Circuits
- 8. Schematic Entry/Simulation/ Layout of CMOS Sequential Circuits
- 9. High Speed and Low Power Design of CMOS Circuits

Session-II: Analog IC Design Laboratory

Experiments shall be carried out using Tanner/Mentor Graphics/Cadence Tools

- 1. Study of MOS Characteristics and Characterization
- 2. Design and Simulation of Single Stage Amplifiers (Common Source, Source Follower, Common Gate Amplifier)
- 3. Design and Simulation of Single Stage Amplifiers (Cascode Amplifier, Folded Cascode Amplifier)
- 4. Design and Simulation of a Differential Amplifier (with Resistive Load, Current Source Biasing)
- 5. Design and Simulation of Basic Current Mirror, Cascode Current Mirror
- 6. Analysis of Frequency response of various amplifiers (Common Source, Source Follower, Cascode, Differential Amplifier
- 7. Design/Simulation/Layout of Telescopic Operational Amplifier/Folded Cascode Operational Amplifier

Course Outcomes:

After completion of this Lab, the student will be able to

- familiar with various EDA Tools (L1).
- understand the characteristics of various electronic components (L1).
- design and Analyze the characteristics of digital integrated circuits (L2).
- design and Analyze the frequency response of analog integrated circuits(L2).
- design current sources and current mirrors (L2).
- draw the layout of different schematics. (L3).

19EEC727: FPGA DESIGN LABORATORY

L	Т	Р	С
0	0	4	2

This course introduces the student, to the fundamental design and description of digital systems like combinational circuits, sequential circuits, memories and Finite Sate Machines(FSM)

Course Objectives:

- To Understand the various modeling styles in Hardware Description Language.
- To describe and analyze the various digital systems (like combinational, sequential, memories and FSM).
- To understand the FPGA architecture and implementation of described circuits into FPGA

Modeling and Functional Simulation and Implementation of the following digital circuits (with Xilinx Vivado tools using VHDL/Verilog Hardware Description Languages and Xilinx/Altera FPGA boards

Part – I Combinational Logic: Basic Gates, Multiplexer, Comparator, Adder/ Substractor, Multipliers, Decoders, Address decoders, parity generator, ALU

Part – II Sequential Logic: D-Latch, D-Flip Flop, JK-Flip Flop, Registers, Ripple Counters, Synchronous Counters, Shift Registers (serial-to-parallel, parallel-to-serial), Cyclic Encoder / Decoder,

Part – III Memories and State Machines: Read Only Memory (ROM), Random Access Memory (RAM), Mealy State Machine, Moore State Machine, Arithmetic Multipliers using FSMs

Part-IV: FPGA System Design: Demonstration of FPGA and CPLD Boards, Demonstration of Digital design using FPGAs and CPLDs, Implementation of UART/Mini Processors on FPGA/CPLD

Course Outcomes:

After completion of this Lab, the student will be able to

- familiar with various modeling styles in Hardware Description Language and Xilinx Vivado (L1).
- design, Describe and Analyze the combinational circuits (L2).
- design, Describe and Analyze the sequential circuits (L2).
- design, Describe and Analyze memories (L2).
- design, Describe and Analyze FSM (L3).
- implement the described circuits into FPGA (L4).

19EAC741: ENGLISH FOR RESEARCH PAPER WRITING

L	Т	Р	С
2	0	0	0

This course introduces the student, to the different aspects of research paper writing including planning, preparation, layout, literature review write-up etc. Specifically, the perspective and style of writing in different sections of a research paper is highlighted. Students will have exposed to English language skills relevant to research paper writing.

Course Objectives:

- To write clearly, concisely and carefully by keeping the structure of the paper in mind.
- To use standard phrases in English and further improve his command over it.
- To write with no redundancy, no ambiguity and increase the readability of the paper.
- To plan and organize his paper by following a logical buildup towards a proper conclusion.
- To decide what to include in various parts of the paper.
- To write a suitable title and an abstract in order to attract the attention of the reader.
- To identify the correct style and correct tense.
- To retain the scientific value of the paper by using minimum number of words.

Unit I

5L

5L

Planning and Preparation, Word Order, breaking up long sentences, Structuring Paragraphs and Sentences, Being Concise and Removing Redundancy, Avoiding Ambiguity and Vagueness.

Learning Outcomes:

After the completion of this unit, the student will be able to

- to know the expectations of various journals and referees(L2).
- to know the typical structure of a paper(L1).
- learn to put words in a sentence in the correct order (L4).
- to write short and clear sentences from the very beginning of the paper(L5).
- to increase the readability of the paper by making it easy to read and 100% clear(L3).
- learn to be concise without losing any important content(L5).
- to avoid some typical grammar mistakes made in research papers(L1).

Unit II

Clarifying Who Did What, Highlighting Your Findings, Hedging and Criticizing, Paraphrasing and Plagiarism, Sections of a Paper, Abstracts, Introduction.

Learning Outcomes:

After the completion of this unit, the student will be able to

- learn to make useful contribution worth recommending for publication (L1).
- learn good use of language to make readers notice the key findings (L3).
- learn to anticipate or predict possible objections to the claims made in the paper(L5).
- to understand what is plagiarism, and how to paraphrase other people's work (L2).
- learn to attract the right kind of readers with a suitable title(L4).
- learn to sell the abstract to potential readers by attracting their curiosity (L4).

Unit III

Review of the Literature, Methods, Results, Discussion, Conclusions, The Final Check. key skills are needed when writing a Title, key skills are needed when writing an Abstract, key skills are needed when writing an Introduction, skills needed when writing a Review of the Literature.

Learning Outcomes:

After the completion of this unit, the student will be able to

- have a deep knowledge about everything that has been previously written on the topic and decide what is important to know in Introduction(L2).
- learn to provide the right amount of literature regarding the sequence of events leading up to the current situation in the Literature review(L1).

Unit IV

6L

6L

Writing Skills: skills are needed when writing the Methods, skills needed when writing the Results, skills are needed when writing the Discussion, skills are needed when writing the Conclusions.

Learning Outcomes:

After the completion of this unit, the student will be able to

- learn to describe the materials used in experiments and/or the methods used to carry out the research (L1).
- the key skill is in reporting the results simply and clearly (L2).
- learn to structure the Discussion and satisfy the typical requirements of the referees (L1).
- learn to provide a clear and high-impact take-home message in the conclusion (L4).

Unit V

Good Paper Writing: Useful phrases, how to ensure paper is as good as it could possibly be the first- time submission.

Learning Outcomes:

After the completion of this unit, the student will be able to

- learn various lists of frequently used phrases that have a general acceptance in all disciplines and use in specific sections of the paper (L1).
- learn various kinds of things one should look for when doing the final check (L2).

Text Book (s):

- 1. Goldbort R, Writing for Science, Yale University Press, 2006
- 2. Day R, How to Write and Publish a Scientific Paper, Cambridge University Press, 2006
- 3. Highman N, Handbook of Writing for the Mathematical Sciences, SIAM, Highman, 1998.

References:

1. Adrian Wallwork, English for Writing Research Papers, Springer New York Dordrecht Heidelberg London, 2011.

Course Outcomes:

By the end of the course the students will be able to:

- frame the structure of the paper precisely (L2).
- improve his command over English by using standard phrase (L3).
- avoid repetition and mistakes in the paper and increase its readability (L3).
- organize the paper logically towards a proper conclusion (L4).
- decide on the content to be included in various parts of the paper (L5).

- identify whether to use personal or impersonal style in the paper (L5).
- express the content in a clear and concise way (L5).
- attract the attention of the reader by providing a suitable title and an appropriate abstract (L5).

19EAC742: DISASTER MANAGEMENT

L T P C 2 0 0 0

This course is intended to provide fundamental understanding of different aspects of Disaster Management. It will expose the students to the concept and functions of Disaster Management and to build competencies of Disaster Management professionals and development practitioners for effective supporting environment as put by the government in legislative manner. It would also provide basic knowledge, skills pertaining to Planning, Organizing and Decision-making process for Disaster Risk Reduction.

Course Objectives:

- To provide students an exposure to disasters, their significance, types & Comprehensive understanding on the concurrence of Disasters and its management.
- To ensure that students begin to understand the relationship between vulnerability, disasters, disaster prevention, risk reduction and the basic understanding of the research methodology for risk reduction measures.
- Equipped with knowledge, concepts, and principles, skills pertaining to Planning, Organizing, Decisionmaking and Problem solving methods for Disaster Management.
- To develop rudimentary ability to respond to their surroundings with potential disaster response in areas where they live, with due sensitivity.

Unit I

5L

Introduction Disaster: Definition, Factors and Significance; Difference between Hazard and Disaster; Natural and Manmade Disasters: Difference, Nature, Types and Magnitude.

Learning Outcomes

After the completion of this unit, the student will be able to

- define the meaning, list the factors and mention the significance of disaster (L3).
 - distinguish between hazard and disaster (L2).
 - compare manmade and natural disaster (L4).
 - list the types of disaster and describe their magnitude (L1).

Unit II

5L

6L

Repercussions of Disasters and Hazards: Economic Damage, Loss of Human and Animal Life, Destruction of Ecosystem. Natural Disasters: Earthquakes, Volcanisms, Cyclones, Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches, Man-made disaster: Nuclear Reactor Meltdown, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epidemics, War and Conflicts.

Learning Outcomes:

After the completion of this unit, the student will be able to

- define the meaning, list the factors and mention the significance of disaster (L2).
- distinguish between hazard and disaster (L1).
- compare manmade and natural disaster (L3).
- list the types of disaster and describe their magnitude (L4).

Unit III

Disaster Prone Areas in India Study of Seismic Zones; Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Prone to Cyclonic and Coastal Hazards with Special Reference to Tsunami; Post-Disaster Diseases and Epidemics.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the seismic zones and their characteristics (L1).
- identify the areas prone to floods and droughts (L3).
- distinguish between landslides and avalanches (L2).
- identify areas prone to cyclonic and costal hazards (L5).
- enumerate the post disaster diseases and epidemics (L3).

Unit IV

6L

Disaster Preparedness and Management Preparedness: Monitoring of Phenomena Triggering a Disaster or Hazard; Evaluation of Risk: Application of Remote Sensing, Data from Meteorological and Other Agencies, media reports: governmental and Community Preparedness.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the monitoring of phenomena triggering a disaster/hazard (L1).
- evaluate the risk with the use of remote sensing and meteorological data (L5).
- list the governmental and community measures for disaster preparedness (L2).

Unit V

6L

Risk Assessment Disaster Risk: Concept and Elements, Disaster Risk Reduction, Global and National Disaster Risk Situation. Techniques of Risk Assessment, Global Co-Operation in Risk Assessment and Warning, People's Participation in Risk Assessment. Strategies for Survival.

Learning Outcomes:

After the completion of this unit, the student will be able to

- define and list the elements of disaster risk (L2).
- enumerate the measures for risk reduction (L3).
- apply the techniques of risk assessment (L1).
- identify the means of people's participation in risk assessment (L5).

Text Book(s):

- 1. R. Nishith, Singh A.K., Disaster Management in India: Perspectives, issues and strategies, New Royal Book Company., 2008.
- 2. Sahni, Pardeep, Disaster Mitigation Experiences and Reflections, Prentice Hall of India, New Delhi., 2012
- 3. Goel S. L., Disaster Administration and Management Text and Case Studies", Deep and Deep Publication, 2007.

Course Outcomes:

At the end of the course, student will be able to

- identify management activities in pre, during and post phases of disasters (L2).
- plan disaster management activities and specify measure for risk reduction (L1).
- apply risk assessment techniques in real life disaster scenarios (L4).

19EAC743: SANSKRIT FOR TECHNICAL KNOWLEDGE

9L

9L

9L

This course is intended to expose the student to the fundamentals of Sanskrit language and its technical utility in forming the core principles of many engineering branches. Students taking this course shall be able to relate the core principles of engineering branches to semantics of Sanskrit language

Course Objectives:

- to provide the knowledge of Sanskrit alphabets
- to expose the students to the basic grammar and sentence formation in past/present/future tenses
- to provide a classification of Sanskrit literature and its associated roots
- to demonstrate the relation of core engineering principles to the roots of Sanskrit literature

Unit I

Alphabets in Sanskrit, Past/Present/Future Tense, Simple Sentences.

Learning Outcomes:

After the completion of this unit, the student will be able to

- define and list the elements of disaster risk(L1).
- enumerate the measures for risk reduction(L2).
- apply the techniques of risk assessment(L4).

Unit II

Order, Introduction of roots, Technical information about Sanskrit Literature.

Learning Outcomes

After the completion of this unit, the student will be able to

- classify the different branches of Sanskrit literature(L1).
- describe the order and roots of Sanskrit literature(L2).
- relate the applicability of Sanskrit literature to technical principles(L5).

Unit III

Technical concepts of Engineering-Electrical, Mechanical, Architecture, Mathematics

Learning Outcomes

After the completion of this unit, the student will be able to

- relate the technical concepts of engineering to principles of electrical technology(L1).
- relate the technical concepts of engineering to principles of mechanical engineering(L4).
- apply the use of Sanskrit knowledge to describe the mathematical principles(L3).

Text Book(s):

- 1. Dr. Vishwas, Abhyaspustakam, Samskrita Bharti Publication, New Delhi, 2005.
- 2. Vempati Kutumb Shastri, Teach Yourself Sanskrit, Prathama Deeksha, Rashtriya Sanskrit Sansthanam, New Delhi Publication, 2003.
- 3. Suresh Soni, India's Glorious Scientific Tradition, Ocean books, New Delhi, 2011.

Course Outcomes:

- get a working knowledge in illustrious Sanskrit, the scientific language in the world (L2).
- get a Learning of Sanskrit to improve brain functioning (L1).

- develop the logic in mathematics, science & other subjects with principles of Sanskrit(L4).
- explore the huge knowledge from ancient literature with the help of Sanskrit (L5).

19EAC744: VALUE EDUCATION

L	Т	Р	С
2	0	0	0

7L

This course is intended to expose the student to the need for human values and methods to cultivate them for leading an ethical life with good moral conduct. Students taking this course will be able to experience a change in personal and professional behavior with these ethical principles guiding him throughout life

Course Objectives:

- To expose the student to need for values, ethics, self-development and standards
- To make the student understand the meaning of different values including duty, devotion, self-reliance etc.
- To imbibe the different behavioral competencies in students for leading an ethical and happy life
- To expose the student to different characteristic attributes and competencies for leading a successful, ethical and happy profession life.

Unit I

Values and self-development –social values and individual attitudes. Work ethics, Indian vision of humanism. Moral and non- moral valuation. Standards and principles. Value judgements

Learning Outcomes:

After the completion of this unit, the student will be able to

- define the social values and individual attitudes for self-development (L2).
- describe the Indian vision of humanism (L1).
- distinguish between moral and non-moral acts (L3).
- list the standards and value principles for moral conduct (L5).

Unit II

Importance of cultivation of values. Sense of duty. Devotion, self-reliance. Confidence, concentration. Truthfulness, cleanliness. Honesty, humanity. Power of faith, national unity. Patriotism, love for nature, discipline.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the importance of cultivating values (L1).
- list the different traits of self-developed individual (L3).
- explain the need for loving nature/country/humanity (L2).

Unit III

Personality and Behaviour Development - Soul and Scientific attitude. Positive Thinking. Integrity and discipline. Punctuality, Love and Kindness. Avoid fault Thinking. Free from anger, Dignity of labour. Universal brotherhood and religious tolerance. True friendship. Happiness Vs suffering, love for truth. Aware of self-destructive habits. Association and Cooperation. Doing best for saving nature.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the benefits of positivie thinking, integrity and discipline (L2).
- list the different methods for avoiding fault finding, anger (L4).
- explain the methods to overcome suffering, religious intolerance, self-destructive habits (L3).

7L

7L

Unit IV

Character and Competence –Holy books vs Blind faith. Self-management and Good health. Science of reincarnation. Equality, Nonviolence, Humility, Role of Women. All religions and same message. Mind your Mind, Self-control. Honesty, Studying effectively.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the science of reincarnation (L2).
- explain the relation between self-management and good health (L1).
- elaborate the role of different religions in reaching the common goal (L4).
- list the different techniques for mind-control to improve personality and studies (L3).

Text Book(s):

1. Chakroborty S.K., "Values and ethics for organizations: Theory and Practice", Oxford University Press, 1998.

Course Outcomes:

- appreciate the need for human values and methods for self-development (L2).
- elaborate the different traits and benefits of a self-developed individual (L1).
- list the different attributes of self-developed individual (L4).
- elaborate the role and scope of books/faith/health/religions in character building and competence development (L3).

19EAC745: CONSTITUTION OF INDIA

L	Т	Р	С
2	0	0	0

This course is intended to expose the student to the philosophy of Indian constitution. Students will be able to understand their fundamental rights/duties and governance structure. Students also appreciate the role of election commission in establishing a democratic society.

Course Objectives:

- To familiarize the student about the need for a constitution
- To make the student understand the role of constitution in a democratic society
- To acquaint the student with key constitutional features and fundamental rights of a citizen
- To impart the organs of governance and local administration hierarchy and their responsibilities
- To familiarize the student with the role, responsibilities and administration hierarchy of election commission

Unit I

5L

History of Making of the Indian Constitution: History Drafting Committee, (Composition & Working). **Philosophy** of the Indian Constitution: Preamble, Salient Features

Learning Outcomes:

After the completion of this unit, the student will be able to

- list the outline of drafting committee and their roles in the making of Indian constitution (L1)
- describe the need and role of a constitution in a democratic society (L1)
- elaborate the salient features of Indian constitution (L2)

Unit II

5L

Contours of Constitutional Rights & Duties: Fundamental Rights, Right to Equality, Right to Freedom, Right against Exploitation, Right to Freedom of Religion, Cultural and Educational Rights, Right to Constitutional Remedies, Directive Principles of State Policy, Fundamental Duties.

Learning Outcomes:

After the completion of this unit, the student will be able to

- list the fundamental rights of a citizen (L2)
- explain the intricacies in the different rights (L3)
- elaborate the fundamental duties of a citizen (L3)
- describe the principles of state policy (L4)

Unit III

6L

Organs of Governance: Parliament, Composition, Qualifications and Disqualifications, Powers and Functions, Executive, President, Governor, Council of Ministers, Judiciary, Appointment and Transfer of Judges, Qualifications, Powers and Functions

Learning Outcomes:

After the completion of this unit, the student will be able to

- present the hierarchy of governance (L3)
- list the role/responsibilities/powers of different organs of governance (L4)
- elaborate the guidelines for appointment/transfer of judges (L5)

Unit IV

6L

Local Administration: District's Administration head: Role and Importance, Municipalities: Introduction, Mayor and role of Elected Representative, CEO of Municipal Corporation. Panchayat raj: Introduction, PRI: Zila Pachayat. Elected officials and their roles, CEO Zila Pachayat: Position and role. Block level: Organizational Hierarchy (Different departments), Village level: Role of Elected and Appointed officials, Importance of grass root democracy.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the administrative organizational hierarchy of municipalities and panchayats(L4)
- appreciate the role/responsibilities/powers of mayor, CEO, elected officials (L5)
- appreciate the importance of grass root democracy (15)

Unit V

6L

Election Commission: Election Commission: Role and Functioning. Chief Election Commissioner and Election Commissioners. State Election Commission: Role and Functioning. Institute and Bodies for the welfare of SC/ST/OBC and women.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the administrative hierarchy of election commission (L5)
- elaborate the roles/responsibilities/powers of election commissioners at different levels of hierarchy (L5)
- outline the welfare activities of SC/ST/OBC/Women by different bodies (L4 & L5)

Text Book(s):

- 1. The Constitution of India, 1950 (Bare Act), Government Publication.
- 2. S. N. Busi, Dr. B. R. Ambedkar, Framing of Indian Constitution, 1/e, 2015.
- 3. M. P. Jain, Indian Constitution Law, 7/e, Lexis Nexis, 2014.
- 4. D.D. Basu, Introduction to the Constitution of India, Lexis Nexis, 2015.

Course Outcomes:

- describe the philosophy and salient features of Indian constitution (L1)
- list the constitutional rights and duties of a citizen (L3)
- elaborate the central and local administrative hierarchy and their roles (L2)
- describe the roles/responsibilities/powers of different governing and administrative bodies (L4)
- explain the structure/functioning and power of election commission (L5)

19EAC746: PEDAGOGY STUDIES

L T P C 2 0 0 0

This course is aimed to familiarizing the student with pedagogical principles, practices and methodologies. This course is intended for students interested in pursuing a career in teaching and research.

Course Objectives:

- To familiarize the student about the need for pedagogy studies, background and conceptual framework
- To expose the student to pedagogical practices in formal/informal classrooms
- To acquaint the student with type of curriculum and guidance materials for effective pedagogy
- To familiarize the student with classroom practices and curriculum assessment procedures
- To make the student understand the effect of undertaking research on teaching quality

Unit I

Introduction and Methodology: Aims and rationale, Policy background, Conceptual framework and terminology, Theories of learning, Curriculum, Teacher education. Conceptual framework, Research questions. Overview of methodology and Searching.

Learning Outcomes:

After the completion of this unit, the student will be able to

- define the aim and rationale behind teacher education (L2).
- classify the different theories of learning (L1).
- elaborate the need and role of curriculum, teacher education (L3).

Unit II

5L

6L

5L

Thematic overview: Pedagogical practices are being used by teachers in formal and informal classrooms in developing countries. Curriculum, Teacher education.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the different pedagogical practices used by teachers in formal and informal classrooms(L2).
- explain the pedagogical practices employed in developing countries (L1).
- enumerate the duties of faculty in terms of teaching, research, consultancy, administration (L4).

Unit III

Evidence on the effectiveness of pedagogical practices, Methodology for the in depth stage: quality assessment of included studies. How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy? Theory of change. Strength and nature of the body of evidence for effective pedagogical practices. Pedagogic theory and pedagogical approaches. Teachers' attitudes and beliefs and Pedagogic strategies.

Learning Outcomes:

After the completion of this unit, the student will be able to

• list the measures for effective pedagogy (L1).

- identify the different documentation required to formalize curriculum implementation and quality assessment (L3).
- describe the teachers attitudes and beliefs in pedagogic strategies (L4).

Unit IV

6L

Professional development: alignment with classroom practices and follow-up support, Peer support, Support from the head teacher and the community. Curriculum and assessment, Barriers to learning: limited resources and large class sizes.

Learning Outcomes:

After the completion of this unit, the student will be able to

- define the organizational hierarchy in a school administration system (L3).
- list the different barriers to learning (L1).
- enumerate the methods to overcome limited resources and handle large class sizes (L4).
- describe the follow-up support and peer-support in classroom practices (L2).

Unit V

6L

Research gaps and future directions: Research design, Contexts, Pedagogy, Teacher education, Curriculum and assessment, Dissemination and research impact.

Learning Outcomes:

After the completion of this unit, the student will be able to

- explain the need for and role of research in teaching profession (L1).
- list the different research activities to be taken up by teachers (L2).
- describe the impact of research on teaching quality and learning process (L4).

Text Book(s):

- 1. Ackers J, Hardman F, Classroom interaction in Kenyan primary schools, Compare, 31 (2): 245-261, 2001
- Agrawal M, Curricular reform in schools: The importance of evaluation, Journal of Curriculum Studies, 36 (3): 361-379, 2004.
- 3. Akyeampong K, Teacher training in Ghana does it count? Multi-site teacher education research project (MUSTER) country report 1. London: DFID., 2003.
- 4. Akyeampong K, Lussier K, Pryor J, Westbrook J, Improving teaching and learning of basic maths and reading in Africa: Does teacher preparation count? International Journal Educational Development, 33 (3): 272–282., 2013.
- 5. Alexander RJ, Culture and pedagogy: International comparisons in primary education. Oxford and Boston: Blackwell., 2001.
- 6. Chavan M, Read India: A mass scale, rapid, 'Learning to Read' campaign., 2003.

Course Outcomes:

- describe the theories of learning and conceptual framework of pedagogy (L2).
- explain the pedagogical practices used by teachers in formal and informal classrooms (L1).
- visualize the administrative hierarchy of schools and colleges and define the role (L4).
- appreciate the need for research and define the future direction of teaching career (L3).
- describe the impact of curriculum and assessment on the teaching learning process of a student (L5).

19EAC747: STRESS MANAGEMENT BY YOGA

L T P C 2 0 0 0

This course is aimed to familiarize the student with basic principles of yoga and different physical/mental practices for managing mind and body. This course helps the student in managing stress during education, home and workplace. Further, principles learnt in this course help in building overall personality for a stress-free, happy and independent life.

Course Objectives:

- To familiarize the student about eight parts of yoga and their significance
- To expose the student to the importance and meaning of Yam and Niyam
- To make the student understand the meaning and importance of yogic principles including Ahimsa, Satya, Astheya etc
- To introduce the different yogic poses with a knowledge of their benefits for mind and body
- To familiarize the effect of different types of breathing techniques in concept and in activity

Unit I

Definitions of Eight parts of yoga (Ashtanga).

Learning Outcomes:

After the completion of this unit, the student will be able to

- list the eight parts of yoga(L2).
- describe the effects of different parts of yoga on mind and body(L1).
- elaborate the importance of yoga in stress management and personality development(L3).

Unit II

Yam and Niyam.

Do's and Don't's in life.

- i) Ahinsa, satya, astheya, bramhacharya and aparigraha
- ii) Shaucha, santosh, tapa, swadhyay, ishwarpranidhan.

Learning Outcomes:

After the completion of this unit, the student will be able to

- elaborate the importance of Yam and Niyam (L2).
- describe the meaning and significance of Ahinsa, satya, astheya etc (L1).
- explain the need for shaucha, santosh, tapa, swadhyay in leading a healthy and fruitful life (L3).

Unit III

Asan and Pranayam

- i) Various yog poses and their benefits for mind & body
- ii) Regularization of breathing techniques and its Effects-Types of pranayam.

9L

9L

9L

Learning Outcomes:

After the completion of this unit, the student will be able to

- **1.** demonstrate the different physical asanas and explain their physical and phychological effects(L1).
- 2. demonstrate the different breathing techniques and describe their physical and mental effects (L3).
- 3. distinguish between different types of pranayamam(L4).

Text Books

- 1. Janardan, Yogic Asanas for Group Tarining-Part-I, Swami Yogabhyasi Mandal, Nagpur
- 2. Swami Vivekananda, "Rajayoga or conquering the Internal Nature", Advaita Ashrama, Kolkata

Course Outcomes:

- describe the eight parts of yoga and their significance (L1).
- explain the the importance and meaning of Yam and Niyam (L3).
- define the meaning and importance of yogic principles including Ahimsa, Satya, Astheya etc (L2).
- demonstrate the different yogic poses and explain their benefits for mind and body (L4).
- demonstrate the different types of breathing techniques and explain their physical and mental benefits (L5).

19EAC748: PERSONALITY DEVELOPMENT THROUGH LIFE ENLIGHTENMENT SKILLS

L	т	Ρ	С
2	0	0	0

This course is aimed to familiarize the student with life enlightenment skills for personality development. This course helps the student in building his holistic personality through human values, ethics and spiritual attributes.

Course Objectives:

- To familiarize the student to good personality traits through moral stories
- To make the student understand the goal of human life and importance of good personality in reaching the goal
- To expose the student to the study of Shrimad-Bhagwad-Geeta for developing his/her personality and achieve the highest goal in life
- To familiarize the student to leadership skills for driving nation and mankind to peace and prosperity
- To expose the role of Neetishatakam for developing versatile personality of students.

Unit I

9L

Neetisatakam-Holistic development of personality Verses- 19,20,21,22 (wisdom) Verses- 29,31,32 (pride & heroism) Verses- 26,28,63,65 (virtue) Verses- 52,53,59 (dont's) Verses- 71,73,75,78 (do's).

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the moral stories illustrating the traits of good personality (L1)
- define the meaning and importance of wisdom, pride, heroism, virtue etc (L2)
- identify do and donts in life from the foundations of human morals/ethics (L2)

Unit II

Approach to day to day work and duties. Shrimad BhagwadGeeta: Chapter 2-Verses 41, 47,48, Chapter 3-Verses 13, 21, 27, 35, Chapter 6-Verses 5,13,17, 23, 35, Chapter 18-Verses 45, 46, 48. 9L

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the characteristics and principles of bhakti yogam, jnana yogam and karma yogam (L3)
- identify the use of different yogic characteristics in different activities of daily life/duties (L4)
- apply the use of yogic principles for leading a stress-free, happy and fruitful life with good developed personality (L4)

Unit III

9L

Statements of basic knowledge. Shrimad BhagwadGeeta: Chapter2-Verses 56, 62, 68 Chapter 12 -Verses 13, 14, 15, 16,17, 18 Personality of Role model. Shrimad BhagwadGeeta: Chapter2-Verses 17, Chapter 3-Verses 36,37,42, Chapter 4-Verses 18, 38,39 Chapter18 – Verses 37,38,63

Learning Outcomes:

After the completion of this unit, the student will be able to

- 1. list the characteristics of role model proposed by verses of bhagavad gita (L3)
- 2. explain the methods for obtaining life enlightenment through the practice of four yoga appropriately (L4)
- 3. describe the characteristics of karma yogi/jnana yogi for developing leadership personality (L5)

Text Book(s):

- 1. Swami Swarupananda, "Srimad Bhagavad Gita", Advaita Ashram (Publication Department), Kolkata
- 2. P. Gopinath, Bhartrihari's Three Satakam (Niti-Sringar-vairagya), Rashtriya Sanskrit Sansthanam, New Delhi.

Course Outcomes:

- List the different parables of neethisathakam and identify their morals (L1)
- enumerate the different traits of human personality for life enlightenment (L2)
- describe the leadership attributes for driving nation and mankind to peace and prosperity (L3)
- explain the applicability of different types of yoga to day-to-day work and duties resulting in responsible personality (L4)

19EAC750: DEVELOPING SOFT SKILLS AND PERSONALITY

L	Т	Р	С
2	0	0	0

Soft skills comprise pleasant and appealing personality traits as self-confidence, positive attitude, emotional intelligence, social grace, flexibility, friendliness and effective communication skills. The course aims to cause a basic awareness within the students about the significance of soft skills in professional and inter-personal communications and facilitate an all-round development of personality.

Course Objectives

- To familiarize the student to the criteria for self-assessment and significance of self-discipline.
- To expose the student to attitudes, mindsets, values and beliefs.
- To acquaint the student to plan career and goals through constructive thinking.
- To enable the student to overcome barriers for active listening and persuasive speaking.
- To familiarize the skill of conducting meetings, writing minutes and involving in active group discussions.

Unit I

Self-Assessment; Identifying Strength & Limitations; Habits, Will-Power and Drives; Developing Self-Esteem and Building Self-Confidence, Significance of Self-Discipline

Learning Outcomes

After the completion of this unit, the student will be able to

- identify strengths & limitations through self-assessment(L3)
- list the attributes of personalities will good will-power and self-drives(L1)
- describe the reasons for building self-esteem and self-confidence(L2)
- explain the significance of self-discipline(L2)

Unit II

8L

8L

Understanding Perceptions, Attitudes, and Personality Types: Mind-Set: Growth and Fixed; Values and Beliefs

Learning Outcomes

After the completion of this unit, the student will be able to

- define the characteristics of different perceptions, attitudes and personality types(L1)
- distinguish between fixed and growing mindsets(L3)
- define the importance and meaning of values and beliefs(L2)

Unit III

8L

Motivation and Achieving Excellence; Self-Actualisation Need; Goal Setting, Life and Career Planning; Constructive Thinking

Learning Outcomes

After the completion of this unit, the student will be able to

- describe the need for having high motivation and achieving excellence(L2)
- define the need for self-actualization(L1)
- plan the life and career goals based on self assessment(LA)

• explain the attributes of constructive thinking(L2)

Unit IV

Communicating Clearly: Understanding and Overcoming barriers; Active Listening; Persuasive Speaking and Presentation Skills.

Learning Outcomes

After the completion of this unit, the student will be able to

- self-assess the barriers for communicating clearly (L4)
- list the attributes of active listening(L1)
- describe the minimal aspects of effective presentation(L2)
- organize ideas resulting a persuasive talk(L3)

Unit V

8L

Conducting Meetings, Writing Minutes, Sending Memos and Notices; Netiquette: Effective Email Communication; Telephone Etiquette; Body Language in Group Discussion and Interview.

Learning Outcomes

After the completion of this unit, the student will be able to

- describe the format and structure of writing meeting minutes(L2)
- identify the essential components of memos and notices(L3)
- explain the principles of effective email communication(L2)
- list the basic etiquette of telephone conversation(L1)
- describe the effective body traits during group discussion and interviews(L2)

Text Books

- 1. Dorch, Patricia. What Are Soft Skills? New York: Execu Dress Publisher, 2013.
- 2. Kamin, Maxine. Soft Skills Revolution: A Guide for Connecting with Compassion for Trainers, Teams, and Leaders. Washington, DC: Pfeiffer & Company, 2013.
- 3. Klaus, Peggy, Jane Rohman& Molly Hamaker. The Hard Truth about Soft Skills. London: HarperCollins E-books, 2007.
- 4. Petes S. J., Francis. Soft Skills and Professional Communication. New Delhi: Tata McGraw-Hill Education, 2011.
- 5. Stein, Steven J. & Howard E. Book. The EQ Edge: Emotional Intelligence and Your Success. Canada: Wiley & Sons, 2006.

Course Outcomes

After successful completion of the course, the student will be able to

- carry out self-assessment and describe the significance of self-discipline(L4)
- define, classify and compare attitudes, mindsets, values and beliefs(L3)
- plan career and goals through constructive thinking and personal assessment(L4)
- overcome barriers for active listening and persuasive speaking (L5)
- conduct meetings, write minutes and involve in active group discussions(L3)

8L

19EEC706: VLSI TECHNOLOGY

L T P C 3 0 0 3

This course introduces to the student, to understand the fundamental concepts of VLSI fabrication, and the kinetics and quality measures involved in each fabrication stage. This subject provides basic knowledge required for both electrical and electronics students to understand forthcoming subjects in the VLSI Design specialization, and gives ample knowledge to work in the semiconductor fabrication industry.

Course objectives:

- To understand the semiconductor materials, devices and technology historical evaluations
- To explain the oxidization process and quality measures in the fabrication
- To explain lithography importance in the semiconductor industry and the various techniques
- To understand other process steps like etching, implantation and metallization and their implications.
- To explain the passive components fabrication process
- To understand the impact of other semiconductor technologies like MEMS
- To understand the concepts of electrical testing and packaging of ICs

Unit I

8L

Introduction: Semiconductor materials, semiconductor devices, semiconductor process technology, basic fabrication steps. **Crystal growth**: Silicon crystal growth from melt, silicon float-zone process, GaAs crystal growth techniques, material characterization.

Learning outcomes:

After completion of this unit the student will be able to

- understand t different semiconductor materials and devices (L2).
- understands fabrication process flow (L2).
- understands the single crystal development process and the process parameters (L2).
- explains the temperature ranges of single crystal techniques (L4).

Unit II

8L

Silicon Oxidation: Thermal oxidation, impurity redistribution during oxidation, masking properties of silicon dioxide, oxide quality, oxide thickness characterization. **Photolithography**: Optical lithography, E-beam lithography.

Learning outcomes:

After completion of this unit the student will be able to

- explain the oxidization process and techniques (L3).
- analyse the kinetics of oxidization process (L4).

- know the process of oxide quality tests (L2).
- understand the lithography importance and various lithographic techniques (L2).

Unit III

8L

Etching: Wet chemical etching, Dry etching. Diffusion: Basic diffusion process, extrinsic diffusion, laterals diffusion.

Learning outcomes:

After completion of this unit the student will be able to

- understand the basic chemical etching process (L2).
- analyze the etch parameters and etch rates (L4).
- apply the etching process for different materials (L3).
- understand the process and differences of diffusion (L2).
- deduce the lateral diffusion parameters (L5).

Unit IV

8L

Ion Implantation: Range of implanted ions, implant damage and annealing. **Film Deposition**: Epitaxial growth techniques, structures and defects in epitaxial layers, dielectric deposition, polysilicon deposition.

Learning outcomes:

After completion of this unit the student will be able to

- understand the ion implantation process in the fabrication (L2).
- understand the annealing and implant damages in the ion implantation process (L2).
- analyze defects and range of defects in the implantation process (L4).
- apply the concept of film deposition to polysilicon and metal deposition (L3).

Unit V

10L

Process Integration: Passive components, bipolar technology, MESFET technology, MEMS technology. **IC Manufacturing**: Electrical testing, Packaging.

Learning outcomes:

After completion of this unit the student will be able to

- learn the passive devices fabrication (L1).
- understand various fabrication technologies (L2).
- analyze the electrical test procedures and benefits (L4).
- understand the IC packaging methods (L2).

Text Book

1. Gary S May & Simon M Sze, Fundamentals of Semiconductor Fabrication, Wiley Student Edition, 2012.

References

- 1. S. K. Ghandhi, VLSI Fabrication Principles, John Wiley Inc, 2010.
- 2. S. M. Sze, VLSI Technology, 2/e, McGraw Hill, 2011.
- 3. Stephen Cambell, The Science and Engineering of Microelectronic Fabrication, Oxford University Press, 2013.

Course Outcomes:

- know the new semiconductor materials and VLSI fabrication flow (L1).
- explain the process of oxide coating in the fabrication industry and measurement of qualities (L2).
- explain the lithography procedure and advanced lithography techniques using in the industry (L3).
- apply the knowledge lithography in metallization and epi growth (L4).
- understand the different IC technologies, electrical testing and packaging process of VLSI chips (L5).

19EEC760: RF IC DESIGN

С L Т Р 3 3 0 0

This course introduces the student, to the fundamental principles and building blocks of radio frequency integrated circuits. The student learns the design and implementation of RF transceivers, low noise amplifiers, mixers, phase locked loops and frequency synthesizers. Students will be able to use this knowledge in the design of Bluetooth, WiFi, GSM, 3G, 4G, 5G transceivers as per relevant standards.

Course Objectives:

- To familiarize the basic concepts in RF design on the characterization of nonlinearity, noise, scattering parameters.
- To acquaint the student will knowledge of wireless standards and their specifications
- To impart the knowledge of different transceiver architectures and their tradeoffs
- To introduce the design of low noise amplifiers, mixers and passive devices
- To expose the design issues in oscillators, frequency synthesizers and RF power amplifiers

Unit I

Basic Concepts in RF Design: General considerations, effects of nonlinearity, noise, sensitivity and dynamic range, passive impedance transformation, scattering parameters. Communication Concepts: General considerations, analog modulation, digital modulation, spectral regrowth, multiple access techniques, wireless standards

Learning Outcomes:

After the completion of this unit, the student will be able to

- define and compute the various parameters characterizing the nonlinearity including gain compression, intermodulation and harmonic distortion (L1).
- characterize a given receiver circuit by its noise figure, sensitivity and dynamic range (L2).
- design input and output matching networks for impedance transformation (L4).
- enumerate the different specifications of a wireless standard (L1).

Unit II

Transceiver Architectures: General considerations, receiver architectures, transmitter architectures. OOK transceivers.

Learning Outcomes:

After the completion of this unit, the student will be able to

- enumerate the different requirements of RF receivers including bandwidth, channel selection, band selection and Tx-Rx feedthrough (L2).
- define and compare the basic principles of heterodyne, direct-conversion and low-IF receiver architectures (L3).
- describe and compare the different RF transmitter architectures and their tradeoffs (L5).

8L

8L

Unit III

Low-Noise Amplifiers: General considerations, problem of input matching, LNA topologies, gain switching, band switching.

Learning Outcomes:

After the completion of this unit, the student will be able to

- enumerate the different requirements of low noise amplifiers including noise figure, gain, input return loss, stability, linearity and bandwidth (L1).
- describe the problem of input matching in low noise amplifiers (L2).
- analyze the design tradeoffs in different LNA topologies including CS stage with inductive load, CG stage, Cascode stage with inductive degeneration (L5).
- describe the implementation of band switching and gain switching in low noise amplifier topologies (L3).

Unit IV

8L

Mixers: General considerations, passive down conversion mixers, active down conversion mixers, upconversion mixers. **Passive Devices:** General considerations, inductors, transformers, transmission lines, varactors, constant capacitors.

Learning Outcomes:

After the completion of this unit, the student will be able to

- enumerate the performance parameters of mixers including noise figure, linearity and portto-port feedthrough (L1).
- explain the operation and design of single balanced and double balanced mixers with neat sketches (L4).
- compare the design tradeoffs in passive and active down conversion mixers (L5).

Unit V

8L

Oscillators: Performance parameters, basic principles, cross-coupled oscillator, three-point oscillators, voltage-controlled oscillators, LC VCOs with wide tuning range, phase noise, design procedure, low-noise VCOs, LO interface, mathematical model of VCOs. **Phase-Locked Loops:** Basic concepts, type-I PLLs, type-II PLLs, PFD/CP non idealities, Phase noise in PLLs, loop bandwidth, design procedure, overview of integer and fractional frequency synthesizers, power amplifiers, transceiver design example.

Learning Outcomes:

After the completion of this unit, the student will be able to

- enumerate the performance parameters of oscillators including frequency range, output voltage swing, drive capability, phase noise, supply sensitivity and tuning range (L1).
- explain the operation and design tradeoffs in cross-coupled oscillators (L4).
- list the basic concepts of voltage controlled oscillators and implementation of tunability is oscillator circuits (L1).
- explain the operation of Type-I and type-II PLLs and compare their design tradeoffs (L3).

Text Book

1. Behzad Razavi, RF Microelectronics, 2/e, Pearson Education, 2011.

References

- 1. Leung Bosco, VLSI for Wireless Communication, 2/e, Springer 2011.
- 2. Thomas Lee, Design of CMOS Radio Frequency Integrated Circuits, Cambridge University Press, 2013.

Course Outcomes:

- describe the computation of RF parameters including P1dB, IIP3, noise figure and scattering parameters (L2).
- list and describe the different specifications of wireless standards and derive specifications for individual building blocks (L1).
- compare and identify a suitable transceiver architecture for given transceiver specifications (L4).
- analyze and design low noise amplifiers, mixers and passive devices for given specifications (L4).
- explain the principles and operation of oscillators, frequency synthesizers and RF power amplifiers (L2).

19EEC762: ADVANCED LOGIC SYNTHESIS

С L Т Р 3 3 0 0

This course introduces the student, to Synthesis flow, coding related to synthesis, setting the environment & logical libraries, setting synthesis constraints, perform synthesis using EDA tools, analyzing the synthesis reports Principles of RTL Design, optimization of design. Moreover, logic synthesis makes it possible to re-target a given design to new and emerging semiconductor technologies.

Course Objectives:

- To learn High-Level Design Methodology and overview of design flow •
- To learn the coding skills relevant to synthesis of logic circuits. •
- To understand importance of libraries in synthesis flow •
- To design logic to meet specifications and optimization
- To understand the design constrains related to FSM

Unit I

8L High-Level Design Methodology Overview: ASIC Design Flow Using Synthesis, HDL Coding, RTL Behavioral and Gate-Level Simulation, Logic Synthesis, Design for Testability, Design Re-Use, Behavioral Synthesis & Concepts. Design Analyzer and Design compiler, Target Library, Link Library, and Symbol Library, Cell names, Instance names, and VHDL Libraries in the Synthesis Environment, Synthesis, Optimization and Compile, Classic Scenarios

Learning Outcomes:

After completion of this unit the student will be able to

- understand the synthesis based ASIC design flow (L1).
- basics related to steps involve in logic synthesis (L2).
- understand the compliers and libraries (L3).
- directly proceed to specific issues (L4).

Unit II

8L

VHDL/Verilog Coding for Synthesis: General HDL Coding Issues, VHDL vs. Verilog: The Language Issue, Finite State Machines, HDL Coding Examples, Classic Scenarios.

Learning Outcomes:

After completion of this unit the student will be able to

- deal with the very first stage in the synthesis process HDL coding (L1).
- several recommendations for writing synthesizable HDL code(L2).
- coding for finite state machines (L5).
- understand the classical scenarios related to synthesizable coding (L4).

Unit III

Links to Layout, Motivation for Links to Layout Floor planning, Link to Layout Flow Using Floorplan Manager, Creating Wire Load Models After Back-Annotation Re-Optimizing Designs After P&R. Design for Testability: Introduction to Test Synthesis, Test Synthesis Using Test Compiler

Learning Outcomes:

After completion of this unit the student will be able to

- understand the layout and floor planning (L1).
- learn the back annotation (L2).
- learn the drawing the PR boundaries (L5).
- design the testable circuits (L4).

Unit IV

8L

Constraining and Optimizing Designs: Synthesis Background, Clock Specification for Synthesis, Design Compiler Timing Reports, Commonly Used Design, Compiler Commands, Strategies for Compiling Designs, Typical Scenarios When Optimizing Designs, Guidelines for Logic Synthesis, Classic Scenarios.

Learning Outcomes:

After completion of this unit the student will be able to

- learn about constraining designs to achieve the optimal design (L1).
- get the best out of the Design Compiler (L5).
- understand synthesis covering optimization constraints (L2).
- learn the guidelines of logic synthesis (L4).

Unit V

8L

Constraining and Optimizing Designs for FSM: Finite State Machine (FSM) Synthesis, Fixing Min Delay Violations Technology Translation, Translating Designs with Black-Box Cells, Pad Synthesis, Classic Scenarios

Learning Outcomes:

After completion of this unit the student will be able to

- design the FSM related to synthesis (L4).
- learn the delay violation while translation(L3).
- synthesizing of Post synthesis (L3).
- understand the classical scenarios(L5).

Text Book

1. Kurup Pran, Taher Abbasi, Logic Synthesis using Synopsys, 2/e, Pearson Education, 2007.

References

- 1. VHDL for Logic Synthesis, Third Edition. Andrew Rushton. © 2011 John Wiley & Sons, Ltd. Published 2011 by John Wiley & Sons, Ltd.
- 2. Weng Fook Lee, VHDL Coding and Logic Synthesis with Synopsys, Academic Press, 2000

- 3. Morris Mano, Michael D. Ciletti, Digital Design, 4/e, Prentice Hall of India, 2008
- 4. Himanshu Bhatnagar, Advanced ASIC Chip Synthesis, Springer Science, 2013
- 5. http://www.nptel.ac.in

Course Outcomes:

- understand synthesis Flow and optimization (L1).
- understand synthesizable coding concepts (L2).
- analyze physical design concepts (L3).
- understand efficient way of giving constrains (L4).
- analyze constraining and Optimizing Designs for FSM (L5).

19EEC764: ADVANCED DIGITAL IC DESIGN

L T P C 3 0 0 3

This course introduces the student, to advanced topics of integrated circuit designs, implementation strategies of IC design, interconnecting's and its issues, timing concepts of advanced IC designs, building varieties of arithmetic circuit designs, memory designs. these concepts give the full understanding and ability to construct various digital IC designs.

Course Objectives:

- Understand the implementation strategies in IC deign
- Learn estimation of delays in IC design and wires
- Understand the importance of timing and issues related to IC design
- Design logic to meet specifications and optimization
- Learn the construction of arithmetic circuit design
- Learn the Designing Memory and Array Structures

Unit I

8L

Implementation Strategies for Digital ICs: Introduction, from custom to semicustom and structured array design approaches, custom circuit design, cell-based design methodology, standard cell, compiled cells, macrocells, megacells and intellectual property, semi-custom design flow, array-based implementation approaches, pre-diffused (or mask-programmable) arrays, pre-wired arrays.

Learning Outcomes:

After completion of this unit the student will be able to

- Determining difference between full custom, semicustom and structure methods (L1).
- Introducing the cell based design (ASIC flow) (L1).
- Understand the semicustom design flow (L2).
- Learn the array based design approaches and pre wired arrays (L3).

Unit II

8L

The Wire: Introduction, a first glance, interconnect parameters—capacitance, resistance, and inductance, electrical wire models, spice wire models. **Coping with interconnect:** introduction, capacitive parasitic, capacitance and reliability-cross talk, capacitance and performance in CMOS, resistive parasitic, resistance and reliability-ohmic voltage drop, electromigration, resistance and performance—RC delay.

Learning Outcomes:

After completion of this unit the student will be able to

- determining and quantifying interconnect parameters (L1).
- introducing circuit models for interconnect wires (L2).
- driving large capacitors (L3).
- dealing with transmission line effects in wires (L1).
- signal integrity in the presence of interconnect parasitic (L4).

Timing Issues in Digital Circuits: Introduction, timing classification of digital systems, synchronous interconnect, mesochronous interconnect, plesiochronous interconnect, asynchronous interconnect, synchronous design an in-depth perspective, synchronous timing basics, sources of skew and jitter, clock-distribution techniques, synchronizers and arbiters, synchronizers—concept and implementation, arbiters, clock synthesis and synchronization using a phase-locked loop, basic concept, building blocks of a PLL.

Learning Outcomes:

After completion of this unit the student will be able to

- impact of clock skew and jitter on performance and functionality (L1).
- alternative timing methodologies (L2).
- synchronization issues in digital IC and board design (L3).
- clock generation (L4).

Unit IV

Designing Arithmetic Building Blocks: Introduction, datapaths in digital processor architectures, the adder, the binary adder, definitions, the full adder, circuit design considerations, the binary adder, logic design considerations, the multiplier, the multiplier, definitions, partial-product generation, partial product accumulation, final addition, multiplier summary, the shifter, barrel shifter, logarithmic shifter.

Learning Outcomes:

After completion of this unit the student will be able to

- understand the data path units and control unites for architectures (L2).
- learn designing of various arithmetic circuits (adders, multipliers etc.) (L3).
- learn the design of shifters (L5).

Unit V

Designing Memory and Array Structures: Introduction, memory classification, memory architectures and building blocks, the memory core, read-only memories, nonvolatile read-write memories, read-write memories (RAM), contents-addressable or associative memory (CAM), memory peripheral circuitry, the address decoders, sense amplifiers, voltage references, drivers/buffers, timing and control.

Learning Outcomes

After completion of this unit the student will be able to

- understand the calcification of memories (L2).
- learn designing of various memories (L3).
- learn the design of sensing amplifiers (L5).
- understand the timing and control unit design (L4).

Unit III

8L

от

8L

Text Book

1. Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, Digital Integrated Circuits – A design perspective, Second Edition, Pearson Education, 2012.

References

- 1. S. M. Kang & Y. Leblebici, CMOS Digital Integrated Circuits, Third Edition, McGraw Hill, 2012.
- 2. Jackson & Hodges, Analysis and Design of Digital Integrated circuits, 3rd Ed, TMH Publication, 2010.
- 3. Ken Martin, Digital Integrated Circuit Design, Oxford Publications, 2011.

Course Outcomes:

- understand implementation storages (L1).
- understand wiring concepts (L2).
- analyze timing constrains in digital circuits (L3).
- design arithmetic circuits (L4).
- understand the design of memories and array architectures (L5).

19EEC766: ASIC DESIGN

L T P C 3 0 0 3

This course is focused on digital CMOS Application Specific Integrated Circuit (ASIC) systems design and automation. The ASIC course covers physical design flow, logic synthesis, floor planning, placement and different routing techniques are presented.

Course Objectives:

- To identify the basic design structures of ASICs using verilog HDL and simulation flow.
- To introduce different types of ASICs and FPGAs available in the market.
- To Understand the situation of fault occurrence in fault simulation and will be able to devise solutions accordingly.
- To know the design of different partitioning algorithms and routing Algorithms.

Unit I

8L

Types of ASICs: Full-Custom ASICs, Standard-Cell-Based ASICs, Gate-Array Based ASICs, Channeled Gate Array, Channelless Gate Array, Structured Gate Array, Field-Programmable Gate Arrays, Design Flow, ASIC Cell Libraries, CMOS Logic: CMOS Transistors, Combinational Logic Cells, Sequential Logic Cells, Datapath Logic Cells, IO Cells, ASIC Library Design: Transistors as Resistors, Transistor Parasitic Capacitance.

Learning Outcomes:

After completion of this unit the student will be able to

- describe the ASIC design flow with a neat flow diagram (L1).
- differentiate channeled, channel-less and structured gate array (L4).
- discuss about standard cell based and gate array based ASICs (L2).
- explain how CMOS transistor act as resistor and parasitic capacitance (L2).
- write about combinational and sequential logic cells (L5).

Unit II

8L

Verilog: Basics of the Verilog Language, Operators, Hierarchy, Procedures and Assignments, Timing Controls and Delay, Tasks and Functions, Control Statements, Logic-Gate Modeling, Modeling Delay, Altering Parameters, Logic Synthesis: A Logic-Synthesis Example, A Comparator/MUX, Inside a Logic Synthesizer.

Learning Outcomes:

After completion of this unit the student will be able to

- explain about procedures and assignments in Verilog HDL (L2).
- design 3X8 decoder using 2X4 decoder and write Verilog code (L5).
- describe the need of logic synthesis with example (L1).
- write Verilog code for 4-bit binary counter with neat diagrams (L5).

Unit III

Simulation: Types of Simulation, The Comparator/MUX Example, Logic Systems, How Logic Simulation Works, Cell Models, Delay Models, Static Timing Analysis, Formal Verification, Switch-Level Simulation, Transistor-Level Simulation, Test: The Importance of Test, Boundary-Scan Test, Faults, Fault Simulation, Automatic Test-Pattern Generation, Scan Test, Built-in Self-test, A Simple Test Example.

Learning Outcomes:

After completion of this unit the student will be able to

- name different types simulations, with example explain them (L1).
- write about automatic test pattern generation (L5).
- explain briefly about BIST with simple example (L2).
- describe about cell models and delay models (L2).

Unit IV

8L

ASIC Construction: Physical Design, CAD Tools, System Partitioning, Estimating ASIC Size, Power Dissipation, FPGA Partitioning, Partitioning Methods.

Learning Outcomes:

After completion of this unit the student will be able to

- discuss about physical design flow in ASIC construction. Explain function of each step (L2).
- explain power dissipation factors in CMOS design (L2).
- analyze K-L algorithm and look-ahead algorithm based on FPGA portioning (L4).
- explain about constructive portioning and iterative portioning (L2).

Unit V

8L

Floorplanning and Placement: Floorplanning, Placement, Physical Design Flow, Information Formats, Routing: Global Routing, Detailed Routing, Special Routing, Circuit Extraction and DRC.

Learning Outcomes:

After completion of this unit the student will be able to

- explain different placement algorithms with example. (L2).
- explain about detailed routing. (L2).
- describe iterative placement, placement using stimulated annealing and timing driven placement methods (L1).
- what are floor-planning goals and objectives? Explain floor-planning tools and channel definition (L5).

Text Book:

1. Michael John Sebastian Smith, Application-Specific Integrated Circuits, Pearson Education, 2012

References:

1. SabihGerez, Algorithms for VLSI Design Automation, Wiley Publications, 2012.

2. Wayne Wolf, Modern VLSI Design 3/e, Pearson Education, 2014.

3. Samir Palnitakar, Verilog HDL 2/e, pearson Education, 2012.

Course Outcomes:

successful completion of the course, the student will be able to

- differentiate between the types of ASICs and FPGAs available in the market (L4).
- identify the basic design structures of ASICs using verilog HDL and simulation flow (L1).
- solve the RC delay of routing resources for each ASICs (L3).
- understand the situation of fault occurrence in fault simulation and will be able to devise solutions accordingly (L2).
- design different Partitioning algorithms and routing algorithms (L5).

19EEC768: BROADBAND COMMUNICATION CIRCUITS

L T P C 3 0 0 3

This course aims to provide an understanding of signal degradation through broadband links, techniques to combat them, and integrated circuit implementation of these techniques. The term "broadband" refers to the class of signals which have significant spectral energy from very low frequencies to the data rate of the signal. i.e. signals that are not modulated on a carrier whose frequency far exceeds the bandwidth.

Course Objectives:

- To gain the designing knowledge of broadband communication circuits.
- To explain the concept of CMOS and current driven logic circuits.
- To understand the channel characteristics and designing issues.
- To design the circuits to reduce the effect of inter symbol interference.
- To learn the significance and realization of equalizers in broadband communication circuits.
- To design the transmit equalizers using flip-flops and transconductors.
- To understand the design of receiver equalizers.
- To impart the knowledge about clock and data recovery circuits.

Unit I

6L

Introduction: Introduction to broadband digital communication, serializers and deserializers, power and delay in CMOS and current driven logic circuits, CMOS logic, single ended data transmission, limitations, current mode logic-basic circuit design, current mode logic-MUX, XOR, latch, current mode logic-latch design, current mode logic-latch characteristics.

Learning Outcomes:

After completion of this unit the student will be able to

- learn the overview of broadband digital communication Circuits (L1).
- understand the CMOS logic (L2).
- identify the limitations of single ended data transmission (L1).
- understand current mode logic for the design of MUX, XOR, latch (L2).

Unit II

Low pass transmission channel-Intersymbol interference, error rate, first order channel model, ISI, Jitter, eye opening, channel characteristics-intersymbol interference, crosstalk, equalizer design, equalizer design-minimizing the residual error, equalization-effect on noise and crosstalk, tradeoffs between equalization at Tx and Rx; design of Tx equalizers.

Learning Outcomes:

After completion of this unit the student will be able to

8L

- understand the Transmission Channel Characteristics(L2).
- learn the concept of Inter symbol interference (L2).
- understand the Requirement of equalization (L3).
- explain the Effects of equalization on noise and crosstalk (L4).

Unit III

8L

Design of Transmit Equalizers: Design of transmit equalizers using flip-flops and transconductors, Tx equalizer-design considerations; realizing variable coefficients, differential pair-effect of tail node capacitance, continuous time equalization, continuous-time equalizer realization, replica biasing for the tail current source, replica biasing, optimizing transmitter swing, analog layout optimization.

Learning Outcomes:

After completion of this unit the student will be able to

- learn about the Transmit Equalizers (L2).
- identify the design considerations of an Equalizer (L5).
- understand continuous time equalization (L2).
- realize the continuous-time equalizer (L5).
- optimize the Transmitter swing (L1).
- understand analog layout optimization (L1).

Unit IV

Design of Receiver Equalizers: Equalization at the receiver; basics of adaptation, LMS adaptation, sign-sign LMS adaptation, LMS implementation details, adaptive equalizer implementation, S/H based equalizer, obtaining the gradients, multiplexed and demultiplexed PRBS sequences, latch vs. amplifier, zeros for pre- and post- cursor equalization, echo cancellation, decision feedback equalizers-elimination of noise enhancement, error propagation, BER analysis, implementation issues.

Learning Outcomes:

After completion of this unit the student will be able to

- learn about the concept of adaptation (L2).
- know the Different adaptation techniques (L3).
- learn the adaptive equalizer implementation (L4).
- understand S/H based equalizer (L2).
- to learn the Decision feedback equalizers (L3).

Unit V

8L

Clock and Data Recovery: Frequency multiplication using a phase locked loop, Type I PLL; derivation of the phase model of the PLL, Tri state phase detector, reference feedthrough, tradeoff between reference feedthrough and lock range, stability of feedback loops; derivation of the type II PLL, realization of type II PLLs-charge pump, loop filter, reference feedthrough in a type II PLL; phase detector for random data, linear phase detector for random data, transfer functions in

8L

a PLL, binary phase detectors; bang bang jitter, optimal equalizers, linearity assumption of PLL model, PLL capture phenomenon, Hogge phase detector offset correction.

Learning Outcomes:

After completion of this unit the student will be able to

- learn the Basic operation of PLL (L1).
- understand the difference between type-I and type-II PLL (L2).
- realize the type-I PLL (L4).
- understand the concepts lock range, stability in Type-I PLL (L1).
- realize the type-II PLL (L4).
- learn Binary Phase Detectors (L1).
- understand the basic Hogge phase detector offset correction (L3).

Text Books

- 1. BehzadRazavi, Monolithic Phase Locked Loops and Clock Recovery Circuits-Theory and Design, IEEE Press, 1996,
- 2. BehzadRazavi, Phase Locking in High Performance Systems-From Devices to Architectures, IEEE Press, 2003,
- 3. BehzadRazavi, Design of Integrated Circuits for Optical Communications, McGraw-Hill, 2002,

References

- 1. William J, Dally, John W, Poulton, Digital Systems Engineering, Cambridge University Press, 1998,
- 2. IEEE Journal of Solid State Circuits, IEEE, http://ieeexplore,ieee,org

Course Outcomes:

After successful completion of the course, the student will be able to

- learn the overview of broadband digital communication Circuits (L1).
- understand current mode logic for the design of MUX, XOR, latch (L2).
- understand the Requirement of equalization (L3).
- realize the continuous-time equalizer (L5).
- learn the adaptive equalizer implementation (L4).
- realize the type-II PLL (L4).

19EEC770: LOW POWER VLSI DESIGN

L	Т	Р	С
3	0	0	3

This course introduces the student, to Low Power in CMOS VLSI Circuit Design. The first unit covers the physics of power dissipation in MOSFET devices and circuits. The second unit describes power estimation and design & test of low-voltage CMOS circuits. The third unit explains low-energy computing using energy recovery techniques. The fourth unit gives details for Minimizing Energy Consumption and sub-threshold digital logic. The last unit describes the design of sub-threshold memory design.

Course Objectives:

- To familiarize the physics and various types of Power Dissipation in CMOS.
- To explain Power Estimation in CMOS.
- To impart the knowledge of Design and Test of Low Voltage CMOS Circuits.
- To introduce Low Energy Computing using Energy Recovery Techniques.
- To describe Inverter and SRAM in subthreshold.

Unit I 8L Physics of Power Dissipation in CMOS FET Devices: Physics of power dissipation in MOSFET devices, power dissipation in CMOS, low power VLSI design limits.

Learning Outcomes:

After completion of this unit the student will be able to

- identify the physics of power dissipation in MOSFET devices (L1).
- determine power dissipation on CMOS (L1).
- predict low-power VLSI design Limitation at different abstraction level (L1).

Unit II

8L

Power Estimation: Modeling of signals, signal probability calculation, probabilistic techniques for signal activity estimation, statistical techniques, estimation of glitching power, sensitivity analysis. **Design and Test of Low Voltage CMOS Circuits**: Circuit design style, leakage current in deep sub micrometer transistors, deep submicrometer device design issues, key to minimizing SCE, low voltage circuit design techniques.

Learning Outcomes:

After completion of this unit the student will be able to

- state signal probability and activity (L2).
- identify statistical techniques for estimating average power (L2).
- predict power sensitivity using sensitivity analysis (L2).
- determine the glitching power and delay models (L2).

8L

Low Energy Computing using Energy Recovery Techniques: Energy dissipation in transistor channel using an RC model, energy recovery circuit design, designs with partially reversible logic

Learning Outcomes:

After completion of this unit the student will be able to

- state energy dissipation using an RC model (L4).
- identify the energy recovery circuits (L4).
- determine design with partially reversible logic (L4).

Unit IV

8L

Minimizing energy consumption: Modelling minimum energy consumption, minimum energy point dependencies. **Digital Logic**: Inverter operation in Sub threshold, Sub threshold CMOS logic cell library.

Learning Outcomes:

After completion of this unit the student will be able to

- state sub-threshold leakage current models (L5).
- identify the other components of current (L5).
- determine the minimum energy point dependencies (L5).
- apply sub threshold operation on inverter (L5).

Unit V

8L

Sub threshold Static RAM: SRAM over view, 6 Transistor SRAM bit cell in sub threshold, write operation, read operation, Static noise margin in sub threshold, A sub threshold bit cell design, reducing voltage swings on bit lines, reducing power in write driver circuits, reducing power in sense amplifier circuits.

Learning Outcomes:

After completion of this unit the student will be able to

- state static noise margin in sub threshold (L5).
- identify the write and read operation of 6T SRAM (L5).
- determine a sub-threshold bit-cell design (L5).

Text Books

- 1. Kaushik Roy & Sharat C. Prasad, Low Power CMOS VLSI Circuit Design, John Wiley and Sons, 2012. 2. Jan Rabaey, Low Power Design Essentials, Springer Publications, 2011.
- 2. Lice Wang,Benton Highsmith Calhoun, Anantha P Chandrakasan, Sub Threshold Design for Ultra- Low Power Systems, Springer Publications,2005

Unit III

Course Outcomes:

After successful completion of the course, the student will be able to

- describe the physics of power dissipation in MOSFET (L1).
- list and describe various leakage power in CMOS (L2).
- identify low energy computing using energy recovery techniques (L4).
- analyze and design minimum energy consumption circuits (L4).
- explain the principles and operation of Inverter and SRAM in subthershold (L5).

19EEC772: VLSI CAD

L T P C 3 0 0 3

This course introduces to the student, to learn the concepts of VLSI Physical design to work in the VLSI Core industry. This course provides all the algorithms at each stage in the Physical design. First chapter discuss the terminology, second chapter explains the modelling and simulation processes and chapter 3 tells the concepts of logic verification and high level synthesis. The remaining chapters explain all the Physical design concepts.

Course objectives:

- To remember the graph terminology and data structures
- To explain Different graph algorithms and analyzing VLSI CAD problems categories
- To understand both gate level and switch level modelling procedure
- To understand and analyzes high level synthesis procedure and logic verification algorithms
- To explain layout compaction and partitioning algorithms
- To understand floor planning concepts and algorithms
- To understand routing procedures and techniques
- Finally, application of all the above concepts in the VLSI Physical Design field.

Unit I

6L

Algorithmic Graph Theory and Computational Complexity – Terminology, data structures for the representation of graphs, computational complexity, examples of graph algorithms, depth-first search, breadth-first search, dijkstra's shortest-path algorithm, prim's algorithm for minimum spanning trees.

Learning outcomes:

After completion of this unit the student will be able to

- understands the representation, terminology and complexity in computation of graphs (L2).
- learns different graph algorithms (L1).
- applies search algorithms and compares them (L3).
- evaluating differences between different search algorithms (L5).
- understands tractable and intractable problems and apply for VLSI CAD problems (L4).

Unit II

6L

Simulation: Gate-level modeling and simulation, signal modeling, gate modeling, delay modeling, connectivity modeling, compiler-driven simulation event-driven simulation, switch-level modeling and simulation, connectivity and signal modeling.

Learning outcomes:

After completion of this unit the student will be able to

- understand the modelling and simulation procedures at gate and switch level (L2).
- apply delay modelling concept in gate level modeling (L3).
- understand static and dynamic partition concepts (L2).
- examine about simulation mechanism parts (L4).

Unit III

10L

Logic Synthesis and Verification: Introduction to combinational logic synthesis, basic issues and terminology, a practical example, binary decision diagrams, ROBDD principles, ROBDD implementation and construction, ROBDD manipulation. **High-level Synthesis**: Hardware models for high-level synthesis, hardware for computations, data storage, and interconnection, data, control, and clocks, internal representation of the input algorithm.

Learning outcomes:

After completion of this unit the student will be able to

- understands the concept and terminology of logic synthesis and verification (L2).
- apply ROBBD concept on logic expression implementation (L3).
- understands hardware models for high level synthesis (L2).
- understand scheduling and sequencing algorithms (L2).

Unit IV

Layout Compaction: Design rules, symbolic layout, problem formulation, algorithms for constraint-graph compaction, a longest-path algorithm for dags, the longest path in graphs with cycles, the liao- wong algorithm, the bellman-ford algorithm, **Placement and Partitioning**: Circuit representation, wire-length estimation, types of placement problem, placement algorithms, constructive placement, iterative improvement, partitioning, the Kernighan-Lin partitioning algorithm.

Learning outcomes:

After completion of this unit the student will be able to

- understand the concepts of layout compaction, placement and partition (L2).
- analyze Liao-Wang and Bellman-Ford layout compaction algorithm (L4).
- understands constructive and iterative partitioning techniques (L2).
- analyze KL partitioning algorithm (L4).

Unit V

Floor planning: Floor planning concepts, terminology and floorplan representation, optimization problems in floor planning, shape functions and floorplan sizing. **Routing**: Types of local routing problems, area routing, channel routing, channel routing models, the vertical constraint graph, horizontal constraints and the left-edge algorithm channel routing algorithms.

8L

10L

Learning outcomes:

After completion of this unit the student will be able to

- understand the concepts of floor planning and routing (L2).
- apply floor planning optimizing techniques in shape function finding (L3).
- understand Global routing and constraints (L2).
- apply the concepts of Left edge algorithm in VLSI CAD applications (L3).

Text Books

1. S. H. Gerez, Algorithms for VLSI Design Automation, WILEY Student Edition, India, 2013.

References

- 1. Majid Sarrafzadeh and C, K, Wong, An Introduction to VLSI Physical Design, McGraw Hill, 2011.
- 2. Naveed Sherwani, Algorithms for VLSI Physical Design Automation, 3/e, Kluwer Academic, 2012.
- 3. Sung Kyu Lim, Practical Problems in VLSI Physical Design Automation, Springer Publications, 2011.

Course Outcomes:

After successful completion of the course, the student will be able to

- know the graph algorithms; identify tractable and intractable problems in VLSI CAD (L1)
- use the suitable simulator to reduce the time and space complexities (L2)
- explain the physical design process flow in the field of VLSI (L4)
- apply knowledge in VLSI industry as the Physical design engineer (L5)
- construct high level synthesis problems in finding the solutions (L3)

19EEC774: DIGITAL SYSTEMS TESTING AND TESTABILITY

L	Т	Р	С
3	0	0	3

This course introduces the students, to testing and verification in VLSI design process. The first unit covers various fault models and their simulation. The next three units cover various ATPG methods to detect faults in combinational and sequential circuits. The last covers BIST schemes.

Course Objectives:

- To provide detection techniques for faults occurring in digital systems
- To explore glossary of fault models to simplifying the detection
- To generate test vectors to detect and diagnose the faults using various algorithms
- To provide knowledge about designing of Testable Combinational and Sequential circuits/Memory systems
- To recognize the BIST techniques for improving testability

Unit I

Introduction: VLSI Testing Process, Fault Modeling: Defects, errors and functional versus structural testing, levels of fault models, glossary of fault models, single stuck-at fault. Logic and Fault Simulation: Simulation for design verification, simulation for test evaluation, modeling circuits for simulation, algorithms for true-value simulation, algorithms for fault simulation, statistical methods for fault simulation.

Learning Outcomes:

After completion of this unit the student will be able to

- apply the concepts in testing which can help design a better yield in IC design (L1).
- use the appropriate test algorithm methods for achieving certain fault coverage specifications in design (L2).
- differentiate between defect, fault and error (L1).

Unit II

8L

8L

8L

Combinational Circuit Test Generation: Algorithms and representations, redundancy identification (RID), testing as a global problem, definitions, significant combinational ATPG algorithms.

Learning Outcomes:

After completion of this unit the student will be able to

- identify the various test generation methods for combinational circuits (L2).
- apply ATPG methods to discover faults at functional level (L3).
- measure controllability and observability for testability (L3).

Unit III

Sequential Circuit Test Generation: ATPG for single-clock synchronous circuits, time-frame expansion method, simulation-based sequential circuit ATPG.

Learning Outcomes:

After completion of this unit the student will be able to

- extend combinational ATPG algorithms for test generation (L2).
- implement ATPG for cyclic and cycle-free circuits (L3).

Unit IV

8L

Memory Test: Memory density and defect trends, faults, memory test levels, march test notation, fault modeling, memory testing Digital DFT and Scan Design: Ad-Hoc DFT methods, scan design, partial-scan design, variations of scan.

Learning Outcomes:

After completion of this unit the student will be able to

- separate memory fault types at different test levels (L1).
- build fault models for memory test (L2).
- distinguish various Scan methods for test generation and application in DFT (L3).

Unit V

8L

Built-In Self-Test: The economic case for BIST, random logic BIST, memory BIST, delay fault BIST. Boundary Scan Standard: Motivation, system configuration with boundary scan, boundary scan description language.

Learning Outcomes:

After completion of this unit the student will be able to

- discuss BIST architecture (L1).
- classify different BIST Techniques used for Test Generation (L1).
- explain operation of elementary boundary scan cell (L2).
- identify boundary scan descriptive language for implementing boundary scan in any device (L3).

Text Books

- 1. M. Abramovici, M. A. Breuer, A. D. Friedman, Digital Systems Testing and Testable Design, Piscataway, IEEE Press, 2011.
- 2. M. L. Bushnel, V. D. Agarwal, Essentials of Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Kluwer Academic Publishers, 2012.

References

- 1. 1.VLSI Test Principles and Architectures: Design For Testability by Laung-Terng Wang, cheng-Wen Wu, Xiaoqing Wen Kaufmann Morgan Publishers, 2006.
- 2. NirajJha, Sandeep Gupta, Test of Digital Systems, Cambridge University Press, 2010.
- 3. Robert J. Feugate, Steven M. McIntyre, Introduction to VLSI Testing, Prentice Hall Publications, 2010.

Course Outcomes:

Successful completion of the course, the student will be able to

- acquire knowledge about fault modeling and collapsing (L1).
- learn about various combinational ATPG (L2).
- understand sequential test pattern generation (L2).
- use various techniques such as BIST and Boundary scan (L3).

19EEC776: DATA CONVERTERS

L	Т	Р	С
3	0	0	3

This course introduces the student, working principles of Data converters and their architectures. The first unit introduces high-speed comparators and front-end circuits of data converters such as sample and hold circuits, and their circuit realizations. The second unit introduces Continuous-Time Filters and discrete-time signals and systems. The third unit introduces Switched-Capacitor circuits and fundamentals of data converters. The last two units introduce Nyquist-Rate Data converters and Oversampled converters.

Course Objectives:

- To introduce Op-Amp comparators, and circuit realizations and to analyze their performance.
- To familiarize Sample-And-Hold circuits, and their realizations, like CMOS, BiCMOS and Bipolar realizations.
- To explain Continuous-Time Filters and to introduce filter design based on OTA and using fixed resistors.
- To introduce Switched-Capacitor Circuits, and to analyze and derive transfer functions of higher order filters, and to explore issues like charge injection.
- To explain fundamentals of Data converters and to analyze their performance specifications.
- To introduce Sampling theorem and illustrate its application in the design of sampled rate data converters.
- To explain about the importance of oversampling and to illustrate oversampling in the design of data converters.

Unit I

8L

Comparators: Comparator specifications, using an opamp for a comparator, charge-injection errors, latched comparators, examples of CMOS and BiCMOS comparators. **Sample-And-Hold and Translinear Circuits:** Performance of sample-and-hold circuits, MOS sample-and-hold basics, examples of CMOS s/h circuits, bipolar and BICMOS sample and holds, translinear gain cell, translinear multiplier.

Learning Outcomes:

After completion of this unit, the student will be able to

- design and analyze Op-Amp Comparators (L1).
- analyze latched comparators and to explore their design space (L2).
- analyze CMOS and BiCMOS comparators (L3).
- analyze the performance of Sample-and-hold circuits (L1).
- analyze CMOS and BiCMOS realization of Sample-and-hold circuits (L2).
- analyze Bipolar circuit realization of Sample-and-hold circuit (L2).
- analyze Translinear multiplier (L3).

Unit II

Continuous-Time Filters: Introduction to continuous-time filters, introduction to gm-c filters, transconductors using fixed resistors, CMOS transconductors using active transistors, BiCMOS transconductors, active RC and MOSFET-C filters, **Discrete-Time Signals:** Overview of some signal spectra, Laplace transforms of discrete-time signals, spectra of discrete-time signals, z-transform, down sampling and up sampling, discrete-time filters, Sample-and-hold response.

Learning Outcomes:

After completion of this unit, the student will be able to

- explain continuous-time filters (L1).
- design and analyze g_m -C filters and transconductors using fixed resistors (L2).
- design and analyze CMOS transconductors using active transistors (L3).
- design and analyze BiCMOS transconductors (L3).
- explore the design space of various filters for the given specifications (L4).
- explain discrete-time signals and systems and transforms (L1).
- analyze Frequency spectrum of discrete time signals (L2).

Unit III

Switched-Capacitor Circuits: Basic building blocks, basic operation and analysis, noise in switched-capacitor circuits, first-order filters, Biquad filters, charge injection, switched-capacitor gain circuits, **Data Converter Fundamentals**: Ideal D/A converter, ideal A/D converter, quantization noise, deterministic approach, stochastic approach, signed codes, performance limitations, resolution, offset and gain error, accuracy and linearity.

Learning Outcomes:

After completion of this unit, the student will be able to

- design and analyze Switched-Capacitor circuits and filters (L1).
- design and analyze Biquadratic transfer functions and filters (L2).
- understand and explain charge injection mechanism and identifying remedies (L3).
- identify and understand ideal DAC and ADC specifications (L1).
- understand the role of quantization in assessment of SNR of Data converters (L2).
- explore deterministic and stochastic approaches for the analysis of Data converters (L3).

Unit IV

8L

Nyquist-Rate D/A Converters: Decoder-based converters, binary-scaled converters, thermometer-code converters, hybrid converters, **Nyquist-rate A/D converters:** integrating converters, successive-approximation converters, pipelined A/D converters, flash converters, issues in designing flash A/D converters, two-step A/D converters.

Learning Outcomes:

After completion of this unit, the student will be able to

- explain various types of Decoder based DACs and also analyze their performance (L1).
- design and analyze Binary scaled converters (L2).

10L

8L

- design and analyze thermometer-code converters (L2).
- understand the working principle of hybrid converters and design for the given specifications (L4).
- design and analyze integrating type ADCs (L2).
- design and analyze Successive-Approximation type ADCs (L2).
- design and analyze pipelined ADCs (L3).
- design and analyze Flash type ADCs (L3).
- design and analyze two-step ADCs (L4).

Unit V

8L

Oversampling Converters: Oversampling without noise shaping, oversampling with noise shaping, system architectures, digital decimation filters, higher-order modulators, bandpass oversampling converters, practical considerations.

Learning Outcomes:

After completion of this unit, the student will be able to

- explain oversampled systems (L1).
- explain noise shaping (L2).
- explain oversampled data converters with noise shaping (L3).
- design and analyze System architectures for Oversampled data converters (L4).
- design and analyze System architectures for higher order modulators (L5).

Text Books

- 1. Tony Chan Carusone, Kenneth W, Martin, David A, Johns, Analog Integrated Circuit Design, 2nd Edition, Wiley Publications 2011,
- 2. Allen Holberg, CMOS Analog Circuit Design, 2/e, Oxford Publications, 2012

References

- 1. CMOS Data Converters for Communication M, Gustavsson, J, Wikner, and N, Tan, Kluwer Academic Publishers, 2009.
- 2. Behzad Razavi, Principles of Data Conversion System Design, IEEE Press, 2010.
- 3. CMOS Mixed Signal Design, Baker Li, Boyce, Wiley Publications, 2011.

Course Outcomes:

After successful completion of the course, the student will be able to

- design and analyze Nyquist rate sampled and over sampled Data converters (L4).
- design and analyze High speed comparators (L3).
- design and analyze Switched capacitor circuits (L2).
- design and analyze Continuous-time and Discrete-time filters (L2).
- design and analyze Sample and hold systems (L1).

19EOE742: BUSINESS ANALYTICS

L T P C 3 0 0 3

This course introduces students to the science of business analytics. The goal is to provide students with the foundation needed to apply data analytics to real-world challenges they confront daily in their professional lives. Students will learn to identify the ideal analytic tool for their specific needs; understand valid and reliable ways to collect, analyze, and visualize data; and utilize data in decision making for managing agencies, organizations or clients in their workspace

Course Objectives:

- To familiarize the scope, process and advantages of business analytics
- To acquaint the student with the modeling and problem solving skills in business analytics
- To impart the organization and management of business analytics
- To introduce the forecasting models and techniques used in analytics
- To expose the formulation and decision strategies used in business analytics

Unit I

Business analytics: Overview of Business analytics, Scope of Business analytics, Business Analytics Process, Relationship of Business Analytics Process and organization, competitive advantages of Business Analytics. Statistical Tools: Statistical Notation, Descriptive Statistical methods, Review of probability distribution and data modelling, sampling and estimation methods overview

Learning Outcomes:

After the completion of this unit, the student will be able to

- define the scope and process of business analytics (L1).
- choose an organizational structure to implement a business analytics process (L4).
- describe the statistical tools and methods used for data modeling and analysis (L2).
- identify the sampling and estimation requirements for data analysis (L1).

Unit II

Trendiness and Regression Analysis: Modeling Relationships and Trends in Data, simple Linear Regression. Important Resources, Business Analytics Personnel, Data and models for Business analytics, problem solving, Visualizing and Exploring Data, Business Analytics Technology.

Learning Outcomes:

After the completion of this unit, the student will be able to

- identify the relationships and trends in data (L1).
- utilize linear regression methods for identifying data relationships (L4).
- list the types of data and their models used for business analytics (L1).
- describe the methods for visualization and exploration of data (L2).

8L

8L

Unit III

Organization Structures of Business analytics: Team management, Management Issues, Designing Information Policy, Outsourcing, Ensuring Data Quality, measuring contribution of Business analytics, Managing Changes. Descriptive Analytics, predictive analytics, predictive analytics analysis, Data Mining, Data Mining Methodologies, Prescriptive analytics analytics analytics Process, Prescriptive Modelling, nonlinear Optimization.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the management issues in the organization structures (L2).
- define the designing information policy and its usage (L1).
- list the methods for ensuring data quality measuring contribution (L1).
- explain the use of data mining methodologies for predictive analytics analysis (L3).
- describe the use of prescriptive analytics methods in business analytics process (L2).

Unit IV

10L

Forecasting Techniques: Qualitative and Judgmental Forecasting, Statistical Forecasting Models, Forecasting Models for Stationary Time Series, Forecasting Models for Time Series with a Linear Trend, Forecasting Time Series with Seasonality, Regression Forecasting with Casual Variables, Selecting Appropriate Forecasting Models. Monte Carlo Simulation and Risk Analysis: Monte Carle Simulation Using Analytic Solver Platform, New-Product Development Model, Newsvendor Model, Overbooking Model, Cash Budget Model.

Learning Outcomes:

After the completion of this unit, the student will be able to

- classify and describe the use of forecasting models (L3).
- model the use of regression forecasting with casual variables (L5).
- identify the appropriate forecasting model for a given data (L5).
- explain the use of monte carlo simulation for forecasting and identify the involved risk (L2).

Unit V

8L

Decision Analysis: Formulating Decision Problems, Decision Strategies with the without Outcome Probabilities, Decision Trees, The Value of Information, Utility and Decision Making.

Learning Outcomes:

After the completion of this unit, the student will be able to

- formulate decision problems (L2).
- list the decision strategies with and without probabilities (L1).
- use the decision trees for analysis (L4).
- describe the value of information, utility and its use in decision making (L4).

Textbook(s):

- 1. Marc J. Schniederjans, Dara G. Schniederjans, Christopher M. Starkey, Business analytics Principles, Concepts, and Applications Pearson FT Press, 2014.
- 2. James Evans, Business Analytics, Pearson Education, 2013.

Course Outcomes:

Upon successful completion of the course, the student will be able to

- define the scope, process and advantages of business analytics (L1).
- explain the modeling and problem solving skills in business analytics (L2).
- describe the organization and management of business analytics (L3).
- utilize the forecasting models and techniques used in analytics (L4).
- enumerate and utilize the formulation and decision strategies (L2).

19EOE746: OPERATIONS RESEARCH

L T P C 3 0 0 3

Optimization problems arise in all walks of human activity- particularly in engineering, business, finance and economics. The simplest optimization problems are linear in nature which may be subject to a set of linear constraints. This course will equip the student with the expertise to mathematically model real life optimization problems as Linear Programming (Optimization) Problems and subsequently educate the student to solve these models with the help of the available methods.

Course Objectives:

- To impart knowledge on developing mathematical formulation for linear programming and transportation problem
- To familiarize the student in the construction of the required activities in an efficient manner to complete it on or before a specified time limit and at the minimum cost.
- To expose the development of mathematical model for interactive decision-making situations, where two or more competitors are involved under conditions of conflict and competition.
- To illustrate PERT and CPM techniques for planning and implementing projects.
- To impart the knowledge of formulating and analysis of real life problems using advanced tools and techniques for resource optimization
- To provide frameworks for analyzing waiting lines using advanced queuing theory concepts

Unit I

8L

Optimization Techniques, Model Formulation, models, General L.R Formulation, Simplex Techniques, Sensitivity Analysis, Inventory Control Models

Learning Outcomes:

After completing this unit, the student will be able to

- identify and develop operational research models from the verbal description of the real system (L4).
- understand the classification systems of effective Inventory control models (L2).

Unit II

8L

Formulation of a LPP - Graphical solution revised simplex method - duality theory - dual simplex method - sensitivity analysis - parametric programming

Learning Outcomes:

After completing this unit, the student will be able to

- translate a real-world problem, given in words, into a mathematical formulation (L2)
- utilize the mathematical tools that are needed to solve optimization problems (L2)

Unit III

Nonlinear programming problem - Kuhn-Tucker conditions min cost flow problem - max flow problem - CPM/PERT

Learning Outcomes:

After completing this unit, the student will be able to

- describe the need and origin of the optimization methods (L2).
- classify optimization problems to suitably choose the method needed to solve the particular type of problem (L3).

Unit IV

8L

Scheduling and sequencing - single server and multiple server models - deterministic inventory models - Probabilistic inventory control models - Geometric Programming.

Learning Outcomes:

After completing this unit, the student will be able to

- choose linear programming problems to suitably choose the method needed to solve the particular type of problem (L1).
- identify industrial problems involved in inventory, MRP and scheduling (L2).

Unit V

8L

Competitive Models, Single and Multi-channel Problems, Sequencing Models, Dynamic Programming, Flow in Networks, Elementary Graph Theory, Game Theory Simulation

Learning Outcomes:

After completing this unit, the student will be able to

- identify the values, objectives, attributes, decisions, uncertainties, consequences, and tradeoffs in a real decision problem (L2).
- apply the models to incorporate rational decision-making process in real life situations (L3).
- analyze various modeling alternatives & select appropriate modeling techniques for a given situation (L3).

Text Book(s):

- 1. H.A. Taha, Operations Research, An Introduction, Prentice Hall of India, 2008
- 2. H.M. Wagner, Principles of Operations Research, Prentice Hall of India, Delhi, 1982.
- 3. J.C. Pant, Introduction to Optimization: Operations Research, Jain Brothers, 2008
- 4. Hitler Libermann Operations Research: McGraw Hill Publishers, 2009
- 5. Pannerselvam, Operations Research: Prentice Hall of India, 2010
- 6. Harvey M Wagner, Principles of Operations Research: Prentice Hall of India, 2010

Course Outcomes:

After the successful completion of the course, the students will be able to

- Understand the basic concepts of different advanced models of operations research and their applications (L2).
- Solve linear programming problems using appropriate techniques and optimization solvers, interpret the results obtained and translate solutions into directives for action (L4).
- Apply the models to incorporate rational decision-making process in real life situations (L4).
- Analyze various modeling alternatives & select appropriate modeling techniques for a given situation (L3).
- Validate output from model to check feasibility of implementations (L5).
- Create innovative modeling frameworks for a given situation (L6).
- Conduct and interpret post-optimal and sensitivity analysis and explain the primal-dual relationship (L3).

19EOE748: COST MANAGEMENT OF ENGINEERING PROJECTS

L	Т	Р	С
3	0	0	3

This course will equip the student with the expertise to mathematically model engineering projects and use effective methods and techniques to plan and execute engineering activities.

Course Objectives:

- To introduce the basic principles of strategic cost management and the related terminology
- To familiarize the project planning and execution process involving technical/nontechnical activities
- To acquaint the student with detailed engineering activities and their cost management analysis
- To impart the knowledge of cost analysis and profit planning of engineering projects
- To familiarize the quantitative techniques for optimization of budget allocation

Unit I

Introduction and Overview of the Strategic Cost Management Process, Cost concepts in decisionmaking; Relevant cost, Differential cost, Incremental cost and Opportunity cost. Objectives of a Costing System; Inventory valuation; Creation of a Database for operational control; Provision of data for Decision-Making.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the cost concepts in decision making (L2).
- define the various costs involved in the cost management process (L2).
- list the objectives of cost control (L2).
- identify the different fields of a database for operational control (L2).

Unit II

8L

8L

Project: meaning, Different types, why to manage, cost overruns centers, various stages of project execution: conception to commissioning. Project execution as conglomeration of technical and nontechnical activities.

Learning Outcomes:

After the completion of this unit, the student will be able to

- define the meaning of a project and list the different types (L2).
- identify the measures to manage cost overruns (L2).
- describe the various stages of project execution from conception to commissioning (L2).
- plan the proper order of technical/nontechnical activities as part of project execution (L2).

Unit III

Detailed Engineering activities. Pre project execution main clearances and documents Project team: Role of each member. Importance Project site: Data required with significance. Project contracts. Types and contents. Project execution Project cost control. Bar charts and Network diagram. Project commissioning: mechanical and process.

Learning Outcomes:

After the completion of this unit, the student will be able to

- identify the different clearance norms required in the pre-project execution phase (L2).
- describe the hierarchy of project team and identify the role of each member (L2).
- list the different contents of project contracts (L2).
- present the project cost control and planning through bar charts, network diagrams etc (L2).

Unit IV

8L

Cost Behavior and Profit Planning Marginal Costing; Distinction between Marginal Costing and Absorption Costing; Break-even Analysis, Cost-Volume-Profit Analysis. Various decisionmaking problems. Standard Costing and Variance Analysis. Pricing strategies: Pareto Analysis. Target costing, Life Cycle Costing. Costing of service sector. Just-in-time approach, Material Requirement Planning, Enterprise Resource Planning, Total Quality Management and Theory of constraints. Activity-Based Cost Management, Bench Marking; Balanced Score Card and Value-Chain Analysis.

Learning Outcomes:

After the completion of this unit, the student will be able to

- describe the cost behavior and profit planning (L2).
- distinguish between marginal costing and absorption costing (L2).
- analyze the variance of standard costing (L2).
- analyze the pricing strategies in project costing (L2).
- identify the quality measures satisfying the appropriate constraints (L2).

Unit V

10L

Budgetary Control; Flexible Budgets; Performance budgets; Zero-based budgets. Measurement of Divisional profitability pricing decisions including transfer pricing. Quantitative techniques for cost management, Linear Programming, PERT/CPM, Transportation problems, Assignment problems, Simulation, Learning Curve Theory

Learning Outcomes:

After the completion of this unit, the student will be able to

- define and compare the different budgeting strategies (L2).
- model the cost management as a linear programming problem (L2).
- measure the divisional profitability and decide the appropriate pricing (L2).

Textbook(s):

1. Charles T. Horngren, Srikant M. Datar, George Foster, Cost Accounting A Managerial Emphasis, Prentice Hall of India, New Delhi, 2006.

References:

- 1. Charles T. Horngren, George Foster, Advanced Management Accounting, Greenwood Publishing, 2001.
- 2. Robert S Kaplan, Anthony A. Alkinson, Management & Cost Accounting, 1998.
- 3. Ashish K. Bhattacharya, Principles & Practices of Cost Accounting, Wheeler Publisher, 2004.
- 4. N.D. Vohra, Quantitative Techniques in Management, Tata McGraw Hill Book, 2006.

Course Outcomes:

After the successful completion of the course, the students will be able to

- list the basic principles of strategic cost management and define the related terminology (L1).
- plan the project execution process involving technical/nontechnical activities (L4).
- describe the detailed engineering activities and their cost management analysis (L2).
- carry out the cost analysis and profit planning of engineering projects (L5).
- utilize quantitative techniques for optimization of budget allocation (L5).

19EOE752: WASTE TO ENERGY

L T P C 3 0 0 3

This course introduces the basic principles and different technologies of converting waste to energy. Student will be able to appropriately identify the methods and build biomass gasification systems of different capacities depending on application requirements.

Course Objectives:

- to introduce the classification of waste for its usefulness in preparing different fuels
- to familiarize the biomass pyrolysis process and its yield issues
- to acquaint the student with biomass gasification processes and construction arrangements
- to impart the types and principles of biomass combustors
- to familiarize the calorific values and composition of biogas resources

Unit I

8L

Introduction to Energy from Waste: Classification of waste as fuel – Agro based, Forest residue, Industrial waste - MSW – Conversion devices – Incinerators, gasifiers, digestors.

Learning Outcomes:

After the completion of this unit, the student will be able to

- distinguish between different types of waste (L1).
- classify the different types of waste for manufacturing different types of fuel (L3).
- identify the different conversion devices and their applications (L4).

Unit II

8L

Biomass Pyrolysis: Pyrolysis – Types, slow fast – Manufacture of charcoal – Methods - Yields and application – Manufacture of pyrolytic oils and gases, yields and applications.

Learning Outcomes:

After the completion of this unit, the student will be able to

- classify the different types of pyrolysis methods based on speed (L1).
- describe the different methods of manufacturing charcoal (L2).
- explain the chemical processes involved in the manufacture of pyrolytic oils and gases (L2).

Unit III

Biomass Gasification: Gasifiers – Fixed bed system – Downdraft and updraft gasifiers – Fluidized bed gasifiers – Design, construction and operation – Gasifier burner arrangement for thermal heating – Gasifier engine arrangement and electrical power – Equilibrium and kinetic consideration in gasifier operation.

Learning Outcomes

After the completion of this unit, the student will be able to

8L

- explain the design, construction and operation of different gasifiers (L2).
- describe the burner arrangement for thermal heating (L2).
- elaborate the gasifier engine arrangement for equilibrium and kinetic considerations (L3).

Unit IV

8L

10L

Biomass Combustion: Biomass stoves – Improved chullahs, types, some exotic designs, fixed bed combustors, Types, inclined grate combustors, Fluidized bed combustors, Design, construction and operation - Operation of all the above biomass combustors.

Learning Outcomes:

After the completion of this unit, the student will be able to

- explain the basic principle of biomass combustors (L2).
- classify different combustors based on their capacity and efficiency (L3).
- describe the construction and operation of fixed bed inclined grate, fluidized bed combustors (L2).

Unit V

Biogas: Properties of biogas (Calorific value and composition) - Biogas plant technology and status - Bio energy system - Design and constructional features - Biomass resources and their classification - Biomass conversion processes - Thermo chemical conversion - Direct combustion - biomass gasification - pyrolysis and liquefaction - biochemical conversion - anaerobic digestion - Types of biogas Plants – Applications - Alcohol production from biomass - Bio diesel production - Urban waste to energy conversion - Biomass energy programme in India.

Learning Outcomes:

After the completion of this unit, the student will be able to

- list the properties of biogas (L1).
- elaborate the design, construction and operation of biogas plant (L2).
- classify the different biomass resources and their conversion process (L3).
- distinguish between different biogas plants and identify their applications (L5).

Text Book(s)

- 1. Non-Conventional Energy, Desai, Ashok V., Wiley Eastern Ltd., 1990.
- Biogas Technology A Practical Hand Book Khandelwal, K. C. and Mahdi, S. S., Vol. I & II, Tata McGraw Hill Publishing Co. Ltd., 1983.
- 3. Food, Feed and Fuel from Biomass, Challal, D. S., IBH Publishing Co. Pvt. Ltd., 1991.
- 4. Biomass Conversion and Technology, C. Y. WereKo-Brobby and E. B. Hagan, John Wiley & Sons, 1996.

Course Outcomes:

After the successful completion of the course, the student will be able to

- classify different types of waste for their usefulness in preparing different fuels (L3).
- describe the biomass pyrolysis process and its yield issues (L2).
- outline the different biomass gasification processes and their construction arrangements (L3).

- explain the types and principles of biomass combustors (L2).
- analyze the calorific values and composition of biogas resources (L5).

19EEC792: TECHNICAL SEMINAR

L	Т	Р	С
0	0	4	2

Each student shall survey a technical topic related to a chosen specialization and prepare/submit a report in a specified format. Each student has to prepare a power point presentation on a selected technical topic with a novelty and get it evaluated by the faculty assigned for this purpose.

19EEC726: ADVANCED VLSI DESIGN LABORATORY

L	Т	Р	С
0	0	4	2

This laboratory course introduces the Semicustom and full custom IC design methodologies, and their application for designing circuits and systems for high performance and low power applications. The first part covers Backend design tools and methodologies, the second part covers Semicustom design tools and methodologies, and the third part covers circuit design techniques for high performance and low power CMOS design.

Course Objectives

- To familiarize the basic principles of CMOS circuit design and layout design, and verify the performance metrics of Combinational logic (basic and universal logic gates, adders), Sequential logic (Flip Flops and Registers)
- To familiarize the concepts of Semicustom design flow and Hardware description languages (HDL), and to design and implement Combinational and Sequential circuits.
- To introduce low power design methodologies and topologies, to design and analyze Combinational and Sequential circuits for low power.
- To introduce design methodologies and topologies for high performance, to design and analyze Combinational and Sequential circuits for high performance.

Experiments shall be carried out using Xilinx/Cadence Tools

- Part-I: Backend Design Schematic Entry/ Simulation / Layout/ DRC/PEX/Post Layout Simulation of CMOS Inverter, NAND Gate, OR Gate, Flip Flops, Register Cell, Half Adder, Full Adder Circuits
- Part-II: Semicustom Design HDL Design Entry/ Logic Simulation, RTL Logic Synthesis, Post Synthesis Timing Simulation, Place & Route, Design for Testability, Static Timing Analysis, Power Analysis of Medium Scale Combinational, Sequential Circuits
- 3. Part-III: High Speed/Low Power CMOS Design Designing combinational/sequential CMOS circuits for High Speed Designing combinational/sequential CMOS circuits for Low Power

Course Outcomes:

After successful completion of the course, the student will be able to

- design and analyze Static and Dynamic CMOS circuits (L1).
- understand the timing and power dissipation components of Combinational and Sequential circuits (L2).
- design and verify the functionality of digital circuits and systems, with the help of HDL based design flow developed for ASIC design (L2).
- explore DFT test architectures and implement circuits with DFT (L3).

- understand and implement static timing analysis of Sequential circuits (L3).
- explore power estimation techniques for Combinational and Sequential circuits (L4).
- understand and implement low power architectures and algorithms for digital systems (L5).
- explore critical path balancing techniques and to design circuits for high performance with acceptable power dissipation limits(L5).

19EEC728: IC DESIGN LABORATORY

L T P C 0 0 4 2

Course Objectives:

- To provide hands-on experience in designing analog and digital building blocks, which are extensively used in standard integrated circuits(ICs).
- Student should familiarize with the analog and digital IC design flow.
- Student should familiarize with the tools required to design analog and digital ICs such as Cadence, Synopsys, Xilinx, Matlab etc....

Part-I: Design/Simulation of other analog building blocks

- a. Operational Amplifiers
- b. Bandgap reference circuits
- c. Oscillators
- d. PLLs
- e. Switched capacitor circuits

Part-II: Mini Projects involving MATLAB Simulation, Verilog Implementation and ASIC implementation of

- f. Unpipelined MIPS Processor
- g. Pipelined MIPS Processor
- h. FIR Filter/IIR Filter/FFT Implementation in Verilog
- i. Communication Controllers
- j. Arithmetic Circuits
- k. Sequential CORDIC System/ Pipelined CORDIC System

Course Outcomes:

After successful completion of the course, the student will be able to

- Describe and explain the operation of fundamental building blocks in analog IC design.
- Describe and explain the operation of fundamental building blocks in digital IC design.
- Differentiate between analog and digital IC design flow.
- Design basic building blocks in analog and digital ICs.
- Use tools to design analog and digital ICs such as Cadence, Synopsys, Xilinx etc....

19EEC891: PROJECT WORK – I

L	Т	Р	С
0	0	26	13

Each student is required to submit a report of first part of project work i.e. about the problem definition, literature review and methodology to be adopted including experiments and tests to be performed on topic of project as per the guidelines decided by the department. The project work is to be evaluated through Presentations and Viva-Voce during the semester end.

19EEC892: PROJECT WORK – II

L	Т	Р	С
0	0	26	13

Each student is required to submit a detailed project report about the work on topic of project as per the guidelines decided by the department. The project work is to be evaluated through Presentations and Viva- Voce during the semester and Final evaluation will be done at the end of semester as per the guidelines decided by the department from time to time. The candidate shall present/publish one paper in national/international conference/seminar/journal of repute. However, candidate may visit research labs/institutions with the due permission of chairperson on recommendation of supervisor concerned.